XC5VLX30T-1FFG665CES Xilinx Inc, XC5VLX30T-1FFG665CES Datasheet - Page 208
![IC FPGA VIRTEX-5 ES 30K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VLX30T-1FFG665CES
Manufacturer Part Number
XC5VLX30T-1FFG665CES
Description
IC FPGA VIRTEX-5 ES 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX30T-1FFG665CES
Number Of Logic Elements/cells
30720
Number Of Labs/clbs
2400
Total Ram Bits
1327104
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 208 of 385
- Download datasheet (14Mb)
Chapter 5: Configurable Logic Blocks (CLBs)
Table 5-9: Slice SRL Timing Parameters
208
Sequential Delays for a Slice LUT Configured as an SRL
Setup and Hold Times for a Slice LUT Configured SRL
Notes:
1. This parameter includes a LUT configured as a two-bit shift register.
2. T
3. Parameter includes AI/BI/CI/DI configured as a data input (DI2) or two bits with a common shift.
T
T
T
T
T
REG
REG_MUX
REG_M31
WS
DS
XXCK
/T
/T
(1)
DH
WH
= Setup Time (before clock edge), and T
(3)
(1)
Parameter
Slice SRL Timing Parameters
Slice SRL Timing Characteristics
Table 5-9
Figure
Figure 5-30
Virtex-5 FPGA slice (a LUT configured as an SRL).
X-Ref Target - Figure 5-30
(MC31/DMUX)
Write Enable
Shift_In (DI)
(A/B/C/D)
(A/B/C/D)
Data Out
Address
5-29.
(WE)
MSB
CLK
shows the SLICEM SRL timing parameters for a majority of the paths in
CLK to A/B/C/D outputs
CLK to AMUX - DMUX output Time after the CLK of a write operation that the
CLK to DMUX output via
MC31 output
CE input (WE)
AX/BX/CX/DX configured as
data input (DI)
illustrates the timing characteristics of a 16-bit shift register implemented in a
X
X
CKXX
1
Figure 5-30: Slice SRL Timing Characteristics
Function
0
= Hold Time (after clock edge).
T
T
T
WS
DS
T
www.xilinx.com
REG
REG
0
X
0
2
(2)
1
X
1
3
Time after the CLK of a write operation that the
data written to the SRL is stable on the A/B/C/D
outputs of the slice.
data written to the SRL is stable on the DMUX
output of the slice.
Time after the CLK of a write operation that the
data written to the SRL is stable on the DMUX
output via MC31 output.
Time before/after the clock that the write enable
signal must be stable at the WE input of the slice
LUT (configured as an SRL).
Time before the clock that the data must be stable
at the AX/BX/CX/DX input of the slice
(configured as an SRL).
1
1
T
X
ILO
0
4
0
2
X
1
Description
5
1
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
T
1
ILO
X
0
6
1
0
1
X
ug190_5_30_050506
32
0
Related parts for XC5VLX30T-1FFG665CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VLX30T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 30K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF665C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF665I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FF323I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG323C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG323I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-3FFG323C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 323-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF323I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LXT 323FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FF665I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LXT 665FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG323C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 323-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG323I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 30K 323FFGBGA
Manufacturer:
Xilinx Inc
Datasheet: