XC5VLX30T-1FFG665CES Xilinx Inc, XC5VLX30T-1FFG665CES Datasheet - Page 206
![IC FPGA VIRTEX-5 ES 30K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VLX30T-1FFG665CES
Manufacturer Part Number
XC5VLX30T-1FFG665CES
Description
IC FPGA VIRTEX-5 ES 30K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VLX30T-1FFG665CES
Number Of Logic Elements/cells
30720
Number Of Labs/clbs
2400
Total Ram Bits
1327104
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VLX30T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 206 of 385
- Download datasheet (14Mb)
Chapter 5: Configurable Logic Blocks (CLBs)
206
Distributed RAM Timing Characteristics
The timing characteristics of a 16-bit distributed RAM implemented in a Virtex-5 FPGA
slice (LUT configured as RAM) are shown in
X-Ref Target - Figure 5-28
Clock Event 1: Write Operation
During a Write operation, the contents of the memory at the address on the ADDR inputs
are changed. The data written to this memory location is reflected on the A/B/C/D
outputs synchronously.
•
•
•
This is also applicable to the AMUX, BMUX, CMUX, DMUX, and COUT outputs at time
T
Clock Event 2: Read Operation
All Read operations are asynchronous in distributed RAM. As long as WE is Low, the
address bus can be asserted at any time. The contents of the RAM on the address bus are
reflected on the A/B/C/D outputs after a delay of length T
a LUT). The address (F) is asserted after clock event 2, and the contents of the RAM at
address (F) are reflected at the output after a delay of length T
AX/BX/CX/DX
SHCKO
DATA_OUT
At time T
enabling the RAM for a Write operation.
At time T
inputs of the RAM.
At time T
RAM and is reflected on the A/B/C/D output at time T
A/B/C/D
A/B/C/D
(ADDR)
Output
CLK
and T
(DI)
WE
Figure 5-28: Slice Distributed RAM Timing Characteristics
AS
WS
DS
WOSCO
before clock event 1, the address (2) becomes valid at the A/B/C/D
before clock event 1, the DATA becomes valid (1) at the DI input of the
before clock event 1, the write-enable signal (WE) becomes valid-High,
1
T
WPH
1
WRITE
after clock event 1.
T
2
WC
T
T
T
AS
DS
WS
T
T
www.xilinx.com
WPL
SHCKO
1
2
X
READ
F
T
MEM(F)
ILO
3
WRITE
0
3
Figure
0
4
5-28.
WRITE
1
4
ILO
1
SHCKO
(propagation delay through
ILO
5
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
.
0
WRITE
after clock event 1.
5
0
6
X
READ
UG190_5_28_050506
E
T
ILO
MEM(E)
7
Related parts for XC5VLX30T-1FFG665CES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VLX30T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 30K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF665C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF665I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FF323I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG323C](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FFG323I](/images/no-image3.png)
Part Number:
Description:
FPGA Virtex®-5 Family 30720 Cells 65nm (CMOS) Technology 1V 323-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-3FFG323C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 323-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-1FF323I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LXT 323FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FF665I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LXT 665FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG323C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-5LX 30K 323-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VLX30T-2FFG323I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 30K 323FFGBGA
Manufacturer:
Xilinx Inc
Datasheet: