XC4VFX12-10SFG363C Xilinx Inc, XC4VFX12-10SFG363C Datasheet - Page 341

no-image

XC4VFX12-10SFG363C

Manufacturer Part Number
XC4VFX12-10SFG363C
Description
IC FPGA VIRTEX-4 FX 12K 363FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX12-10SFG363C

Number Of Logic Elements/cells
12312
Number Of Labs/clbs
1368
Total Ram Bits
663552
Number Of I /o
240
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
363-FBGA, FCBGA
Package
363FCBGA
Family Name
Virtex®-4
Device Logic Units
12312
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
240
Ram Bits
663552
For Use With
HW-V4-ML403-UNI-G - EVALUATION PLATFORM VIRTEX-4
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX12-10SFG363C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX12-10SFG363C
Manufacturer:
XILINX
0
Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
IDELAYCTRL Overview
R
IDELAYCTRL Primitive
IDELAYCTRL Ports
If the IDELAY or ISERDES primitive is instantiated with the IOBDELAY_TYPE attribute
set to FIXED or VARIABLE, the IDELAYCTRL module must be instantiated. The
IDELAYCTRL module continuously calibrates the individual delay elements (IDELAY) in
its region (see
temperature variations. The IDELAYCTRL module calibrates IDELAY using the user
supplied REFCLK.
Figure 7-13
RST - Reset
The reset input pin (RST) is an active-High asynchronous reset. IDELAYCTRL must be
reset after configuration (and the REFCLK signal has stabilized) to ensure proper IDELAY
operation. A reset pulse width T
after configuration.
IDELAY U1
//Set IOBDELAY_TYPE attribute to VARIABLE for Variable Delay Mode
//synthesis attribute IOBDELAY_TYPE of U1 is "VARIABLE";
//synthesis attribute IOBDELAY_VALUE of U1 is 0;
(
);
O(data_output)
I(data_input),
C(clkdiv),
CE(dlyce),
INC(dlyinc),
RST(dlyrst)
shows the IDELAYCTRL primitive.
Figure 7-15, page
Figure 7-13: IDELAYCTRL Primitive
www.xilinx.com
343), to reduce the effects of process, voltage, and
IDELAYCTRL_RPW
REFCLK
RST
IDELAYCTRL
ug070_7_13_080104
RDY
is required. IDELAYCTRL must be reset
ILOGIC Resources
341

Related parts for XC4VFX12-10SFG363C