EP2SGX130GF1508I4 Altera, EP2SGX130GF1508I4 Datasheet - Page 151

IC STRATIX II GX 130K 1508-FBGA

EP2SGX130GF1508I4

Manufacturer Part Number
EP2SGX130GF1508I4
Description
IC STRATIX II GX 130K 1508-FBGA
Manufacturer
Altera
Series
Stratix® II GXr
Datasheet

Specifications of EP2SGX130GF1508I4

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
734
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1508-FBGA
Family Name
Stratix II GX
Number Of Logic Blocks/elements
132540
# I/os (max)
734
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1508
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2174

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX130GF1508I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Sunon
Quantity:
1 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2SGX130GF1508I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Document
Revision History
Altera Corporation
October 2007
October 2007,
v2.2
August 2007, v2.1 Added “Reverse Serial Pre-CDR Loopback”
Table 2–42. Document Revision History (Part 1 of 6)
Document
Date and
Version
Updated:
Updated:
Updated:
Removed note from
Removed Tables 2-2, 2-7, and 2-8.
Minor text edits.
section.
Updated Table 2–2.
Added “Referenced Documents” section.
“Programmable Pull-Up Resistor”
“Reverse Serial Pre-CDR Loopback”
“Receiver Input Buffer”
“Pattern Detection”
“Control and Status Signals”
“Individual Power Down and Reset for the
Transmitter and Receiver”
Figure 2–14
Figure 2–26
Figure 2–27
Figure 2–86
Figure 2–87
Table 2–4
Table 2–7
Table 2–42
Stratix II Performance and Logic Efficiency Analysis White Paper
TriMatrix Embedded Memory Blocks in Stratix II & Stratix II GX Devices
chapter in volume 2 of the Stratix II GX Device Handbook
Changes Made
(notes only)
Table
shows the revision history for this chapter.
2–31.
Stratix II GX Device Handbook, Volume 1
Summary of Changes
Stratix II GX Architecture
2–143

Related parts for EP2SGX130GF1508I4