EP1S80F1020C6 Altera, EP1S80F1020C6 Datasheet - Page 7

no-image

EP1S80F1020C6

Manufacturer Part Number
EP1S80F1020C6
Description
IC STRATIX FPGA 80K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S80F1020C6

Number Of Logic Elements/cells
79040
Number Of Labs/clbs
7904
Total Ram Bits
7427520
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1439
EP1S80F1020C6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
528
Part Number:
EP1S80F1020C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
180
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S80F1020C6
0
Part Number:
EP1S80F1020C6L
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1020C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
Chapter
4
5
September 2004, v2.1
October 2003, v2.1
April 2003, v1.0
July 2003, v2.0
Date/Version
Added -8 speed grade information.
Updated performance information in
Updated timing information in
Updated delay information in
Updated programmable delay information in
4–103.
Updated clock rates in
Updated speed grade information in the introduction on page 4-1.
Corrected figures 4-1 & 4-2 and Table 4-9 to reflect how VID and VOD
are specified.
Added note 6 to Table 4-32.
Updated Stratix Performance Table 4-35.
Updated EP1S60 and EP1S80 timing parameters in Tables 4-82 to 4-
93. The Stratix timing models are final for all devices.
Updated Stratix IOE programmable delay chains in Tables 4-100 to 4-
101.
Added single-ended I/O standard output pin delay adders for loading
in Table 4-102.
Added spec for FPLL[10..7]CLK pins in Tables 4-104 and 4-107.
Updated high-speed I/O specification for J=2 in Tables 4-114 and 4-
115.
Updated EPLL specification and fast PLL specification in Tables 4-
116 to 4-120.
Updated reference to device pin-outs on
device pin-outs are no longer included in this manual and are now
available on the Altera web site.
No new changes in Stratix Device Handbook v2.0.
Tables 4–114
Changes Made
Tables 4–103
Tables 4–55
Stratix Device Family Data Sheet
Table
through 4–123.
page 5–1
4–36.
through 4–96.
through 4–108.
Tables 4–100
to indicate that
Section I–7
and

Related parts for EP1S80F1020C6