EP1S80F1020C6 Altera, EP1S80F1020C6 Datasheet - Page 58

no-image

EP1S80F1020C6

Manufacturer Part Number
EP1S80F1020C6
Description
IC STRATIX FPGA 80K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S80F1020C6

Number Of Logic Elements/cells
79040
Number Of Labs/clbs
7904
Total Ram Bits
7427520
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1439
EP1S80F1020C6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
528
Part Number:
EP1S80F1020C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA
Quantity:
180
Part Number:
EP1S80F1020C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S80F1020C6
0
Part Number:
EP1S80F1020C6L
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1020C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
TriMatrix Memory
2–44
Stratix Device Handbook, Volume 1
Independent Clock Mode
The memory blocks implement independent clock mode for true dual-
port memory. In this mode, a separate clock is available for each port
(ports A and B). Clock A controls all registers on the port A side, while
clock B controls all registers on the port B side. Each port, A and B, also
supports independent clock enables and asynchronous clear signals for
port A and B registers.
independent clock mode.
Figure 2–24
shows a TriMatrix memory block in
Altera Corporation
July 2005

Related parts for EP1S80F1020C6