EP1SGX40DF1020C6N Altera, EP1SGX40DF1020C6N Datasheet - Page 135

• Manufacturer Part Number: EP1SGX40DF1020C6N
• Description: IC STRATIX GX FPGA 40K 1020-FBGA
• Manufacturer: Altera
• Series: Stratix® GXr

Specifications of EP1SGX40DF1020C6N

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 624
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1020-FBGA
• Family Name: Stratix GX
• Number Of Logic Blocks/elements: 41250
• # I/os (max): 624
• Frequency (max): 5GHz
• Process Technology: SRAM
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 41250
• Ram Bits: 3423744
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 1020
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Altera Corporation
February 2005
These clocks are organized into a hierarchical clock structure that allows
for up to 22 clocks per device region with low skew and delay. This
hierarchical clocking scheme provides up to 40 unique clock domains
within EP1SGX10 and EP1SGX25 devices, and 48 unique clock domains
within EP1SGX40 devices.
There are 12 dedicated clock pins (CLK[15..12], and CLK[7..0]) to
drive either the global or regional clock networks. Three clock pins drive
the top, bottom, and left side of the device. Enhanced and fast PLL
outputs as well as an I/O interface can also drive these global and
regional clock networks.
There are up to 20 recovered clocks (rxclkout[20..0]) and up to
5 transmitter clock outputs (coreclk_out) which can drive any of the
global clock networks (CLK[15..0]), as shown in
Global Clock Network
These clocks drive throughout the entire device, feeding all device
quadrants. The global clock networks can be used as clock sources for all
resources within the device IOEs, LEs, DSP blocks, and all memory
blocks. These resources can also be used for control signals, such as clock
enables and synchronous or asynchronous clears fed from the external
pin. The global clock networks can also be driven by internal logic for
internally generated global clocks and asynchronous clears, clock
enables, or other control signals with large fanout.
12 dedicated CLK pins and the transceiver clocks driving global clock
networks.
Stratix GX Device Handbook, Volume 1
Figure 4–41
Stratix GX Architecture
Figure
4–41.
shows the
4–69