EP3C16F256C7N Altera, EP3C16F256C7N Datasheet - Page 30

• Manufacturer Part Number: EP3C16F256C7N
• Description: IC CYCLONE III FPGA 16K 256FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C16F256C7N

• Number Of Logic Elements/cells: 15408
• Number Of Labs/clbs: 963
• Total Ram Bits: 516096
• Number Of I /o: 168
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 256-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 15408
• # I/os (max): 168
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 15408
• Ram Bits: 516096
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 256
• Package Type: FBGA
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2463

Page 30
Design Recommendations
f
f
Intellectual Property
Altera and its third-party intellectual property (IP) partners offer a wide range of IP
cores. You can use these fully parameterizable and performance-optimized IP cores in
your design to save time on designing and testing as these IP cores are fully tested
and their functionality is proven. These IP cores are available for evaluation, allowing
you to verify the functionality and timing of the IP cores prior to purchasing a license.
For systems that have the Nios II embedded processor, you can write your C/C++
code for the processor. This is especially useful for system developers who are more
familiar in the C/C++ programming language than the hardware description
language.
For more information on the IP cores offered by Altera and its third-party IP partners,
refer to the Altera website at www.altera.com/products/ip/ipm-index.html.
Using Megafunctions
Altera provides parameterizable megafunctions that are optimized for Altera device
architectures. You can save design time with megafunctions instead of coding your
own logic. Additionally, the megafunctions provided by Altera may offer more
efficient logic synthesis and device implementation. You can scale the megafunction's
size and set various options with the parameters. Megafunctions include the library of
parameterized modules (LPM) and Altera device-specific megafunctions. You can
also take advantage of Altera and third-party IP and reference designs to save design
time.
The Quartus II MegaWizard Plug-In Manager provides an easy user interface to
customize megafunctions. You should build or change megafunction parameters
using the wizard to ensure that you set all the ports and parameters correctly.
For detailed information about specific megafunctions, refer to Quartus II Help or the
megafunction user guides on the
Good design practices especially those related to the clocks are essential in ensuring
that your design functions as intended.
Synchronous Design
In a synchronous design, the clock signal triggers signal transitions. On every active
edge of the clock, the data inputs of registers are sampled and transferred to outputs.
Use a single clock source to clock the registers in your design, as shown in
two cascaded registers are triggered on different clock sources or edges, there is a risk
that the second register will not have enough time to resolve the metastable output
from the first register because of setup time violation at the second register, and thus
will clock in an incorrect value.
User Guides
literature page.
© November 2008 Altera Corporation
Design and Compilation
Figure
3. If