XC3S700AN-4FGG484C Xilinx Inc, XC3S700AN-4FGG484C Datasheet - Page 28

IC SPARTAN-3AN FPGA 700K 484FBGA

XC3S700AN-4FGG484C

Manufacturer Part Number
XC3S700AN-4FGG484C
Description
IC SPARTAN-3AN FPGA 700K 484FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr

Specifications of XC3S700AN-4FGG484C

Total Ram Bits
368640
Number Of Logic Elements/cells
13248
Number Of Labs/clbs
1472
Number Of I /o
372
Number Of Gates
700000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-BBGA
No. Of Logic Blocks
13248
No. Of Gates
700000
No. Of Macrocells
13248
Family Type
Spartan-3AN
No. Of Speed Grades
4
No. Of I/o's
372
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
122-1528 - KIT STARTER SPARTAN-3 AN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1556

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
XILINX
Quantity:
3 479
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
XILINX
Quantity:
50
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
XILINX
0
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
XILINX
0
Part Number:
XC3S700AN-4FGG484C
Manufacturer:
XILINX
Quantity:
70
Company:
Part Number:
XC3S700AN-4FGG484C
Quantity:
49
Table 23: Setup and Hold Times for the IOB Input Path (Cont’d)
DS557 (v4.1) April 1, 2011
Product Specification
T
Hold Times
T
T
IOPICKD
IOICKP
IOICKPD
Symbol
Time from the setup of data at the
Input pin to the active transition at the
ICLK input of the Input Flip-Flop (IFF).
The Input Delay is programmed.
Time from the active transition at the
ICLK input of the Input Flip-Flop (IFF)
to the point where data must be held
at the Input pin. No Input Delay is
programmed.
Time from the active transition at the
ICLK input of the Input Flip-Flop (IFF)
to the point where data must be held
at the Input pin. The Input Delay is
programmed.
Description
LVCMOS25
LVCMOS25
LVCMOS25
Conditions
www.xilinx.com
Spartan-3AN FPGA Family: DC and Switching Characteristics
(2)
(3)
(3)
DELAY_
VALUE
IFD_
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
0
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
XC3S700AN
XC3S1400AN
XC3S50AN
XC3S200AN
XC3S400AN
XC3S700AN
XC3S1400AN
XC3S50AN
XC3S200AN
Device
–0.66
–0.85
–0.42
–0.81
–0.71
–0.88
–1.33
–2.05
–2.43
–2.34
–2.81
–3.03
–3.83
–1.51
–2.09
–2.40
–2.68
–2.56
–2.99
–3.29
–3.61
1.82
2.62
3.32
3.83
3.69
4.60
5.39
5.92
1.79
2.55
3.38
3.75
3.81
4.39
5.16
5.69
Min
Speed Grade
-5
–0.64
–0.65
–0.42
–0.67
–0.71
–0.88
–1.33
–2.05
–2.43
–2.34
–2.81
–3.03
–3.57
–1.51
–2.09
–2.40
–2.68
–2.56
–2.99
–3.29
–3.61
1.95
2.83
3.72
4.31
4.14
5.19
6.10
6.73
2.17
2.92
3.76
4.32
4.19
5.09
5.98
6.57
Min
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
28

Related parts for XC3S700AN-4FGG484C