ADSP-BF532SBST400 Analog Devices Inc, ADSP-BF532SBST400 Datasheet - Page 22

no-image

ADSP-BF532SBST400

Manufacturer Part Number
ADSP-BF532SBST400
Description
IC DSP CTLR 16BIT 400MHZ 176LQFP
Manufacturer
Analog Devices Inc
Series
Blackfin®r
Type
Fixed Pointr
Datasheet

Specifications of ADSP-BF532SBST400

Rohs Status
RoHS non-compliant
Interface
SPI, SSP, UART
Clock Rate
400MHz
Non-volatile Memory
ROM (1 kB)
On-chip Ram
84kB
Voltage - I/o
1.8V, 2.5V, 3.3V
Voltage - Core
1.20V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
176-LQFP
Device Core Size
16b
Architecture
Modified Harvard
Format
Fixed Point
Clock Freq (max)
400MHz
Mips
400
Device Input Clock Speed
400MHz
Program Memory Size
Not RequiredKB
Operating Supply Voltage (typ)
1.2/1.8/2.5/3.3V
Operating Supply Voltage (min)
0.8/1.75V
Operating Supply Voltage (max)
1.32/3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
176
Package Type
LQFP
For Use With
ADZS-BF533-EZLITE - KIT W/BOARD EVAL FOR ADSP-BF533
Lead Free Status / Rohs Status
Not Compliant
ADSP-BF531/BF532/BF533
40.
41.
DESCRIPTION:
If a Timer is in PWM_OUT mode AND is clocked by an external clock as opposed to the system clock (i.e., clocked by a signal applied to
either PPI_CLK or a flag pin) AND is in single-pulse mode (PERIOD_CNT = 0), then the generated pulse width may be off by +1 or -1 count.
All other modes are not affected by this anomaly.
WORKAROUND:
The suggested workaround is to use continuous mode instead of the single-pulse mode. You may enable the timer and immediately
disable it again. The timer will generate a single pulse and count to the end of the period before effectively disabling itself. The generated
waveform will be of the desired length.
If PULSEWIDTH is the desired width, the following sequence will produce a single pulse:
APPLIES TO REVISION(S):
0.5, 0.6
DESCRIPTION:
Entering the low-power Hibernate state is achieved by disabling the internal Voltage regulator (Vddint = 0 Volts). The Real-Time Clock
(RTC) is programmed to wake up the voltage regulator at a specific event.
If the RTC wake-up event is the Seconds event (RTC_ICTL = 0x0004), the wake-up signal is erroneously active for the entire second. In this
case, the Voltage Regulator cannot be disabled because it will always be woken up immediately.
This applies only to Hibernate state. Deep-Sleep and other low power modes work correctly with the Seconds event.
Note that, for RTC events of greater period, the minimum time before the processor can re-enter Hibernate state after a wake-up event
from the RTC is one second. For instance, in the case of the Minute event, the processor cannot re-enter Hibernate mode during the first
second.
WORKAROUND:
A possible workaround is to do the following steps:
1) Disable the prescaler (RTC_PREN = 0); thus, the RTC will generate 32768 ticks every second.
2) Use the Stopwatch event instead of the Seconds event. The stopwatch register must be set to 32768 (or, more generally, to a value
corresponding to the desired frequency) at every wake-up event.
3) In this case, the wake-up signal will be only approximately 15usec long. This is the minimum time the application has to wait (or do
useful things) before re-entering Hibernate mode after a wake-up.
Note that this workaround implies that the RTC is not used for keeping track of the actual time, since the counters are incremented at
32768Hz instead of 1Hz.
APPLIES TO REVISION(S):
0.3, 0.4
05000254 - Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock:
05000255 - Entering Hibernate State with RTC Seconds Interrupt Not Functional:
TIMERx_CONFIG = PWM_OUT|CLK_SEL|PERIOD_CNT|IRQ_ENA;
TIMERx_PERIOD = PULSEWIDTH + 2;
TIMERx_WIDTH
TIMER_ENABLE
TIMER_DISABLE = TIMDISx;
<wait for interrupt (at end of period)>
= PULSEWIDTH;
= TIMENx;
NR003532D | Page 22 of 45 | July 2008
// Optional: PULSE_HI|TIN_SEL|EMU_RUN
// Slightly bigger than the width
Silicon Anomaly List

Related parts for ADSP-BF532SBST400