MT47H64M16HR-3 IT:HTR Micron Technology Inc, MT47H64M16HR-3 IT:HTR Datasheet - Page 6

• Manufacturer Part Number: MT47H64M16HR-3 IT:HTR
• Manufacturer: Micron Technology Inc
• Type: DDR2 SDRAMr

Specifications of MT47H64M16HR-3 IT:HTR

• Organization: 64Mx16
• Density: 1Gb
• Address Bus: 16b
• Access Time (max): 450ps
• Maximum Clock Rate: 667MHz
• Operating Supply Voltage (typ): 1.8V
• Package Type: FBGA
• Operating Temp Range: -40C to 85C
• Operating Supply Voltage (max): 1.9V
• Operating Supply Voltage (min): 1.7V
• Supply Current: 135mA
• Pin Count: 84
• Mounting: Surface Mount
• Operating Temperature Classification: Industrial
• Lead Free Status / Rohs Status: Compliant

List of Figures
Figure 1: 1Gb DDR2 Part Numbers ................................................................................................................... 2
Figure 2: Simplified State Diagram ................................................................................................................... 9
Figure 3: 256 Meg x 4 Functional Block Diagram ............................................................................................. 12
Figure 4: 128 Meg x 8 Functional Block Diagram ............................................................................................. 13
Figure 5: 64 Meg x 16 Functional Block Diagram ............................................................................................. 14
Figure 6: 60-Ball FBGA – x4, x8 Ball Assignments (Top View) ........................................................................... 15
Figure 7: 84-Ball FBGA – x16 Ball Assignments (Top View) ............................................................................... 16
Figure 8: 84-Ball FBGA Package (8mm x 12.5mm) – x16 ................................................................................... 19
Figure 9: 60-Ball FBGA Package (8mm x 11.5mm) – x4, x8 ................................................................................ 20
Figure 10: 60-Ball FBGA (8mm x 10mm) – x4, x8 ............................................................................................. 21
Figure 11: Example Temperature Test Point Location ...................................................................................... 24
Figure 12: Single-Ended Input Signal Levels ................................................................................................... 48
Figure 13: Differential Input Signal Levels ...................................................................................................... 49
Figure 14: Differential Output Signal Levels .................................................................................................... 51
Figure 15: Output Slew Rate Load .................................................................................................................. 52
Figure 16: Full Strength Pull-Down Characteristics ......................................................................................... 53
Figure 17: Full Strength Pull-Up Characteristics .............................................................................................. 54
Figure 18: Reduced Strength Pull-Down Characteristics .................................................................................. 55
Figure 19: Reduced Strength Pull-Up Characteristics ...................................................................................... 56
Figure 20: Input Clamp Characteristics .......................................................................................................... 57
Figure 21: Overshoot ..................................................................................................................................... 58
Figure 22: Undershoot ................................................................................................................................... 58
Figure 23: Nominal Slew Rate for
Figure 24: Tangent Line for
Figure 25: Nominal Slew Rate for
Figure 26: Tangent Line for
Figure 27: Nominal Slew Rate for
Figure 28: Tangent Line for
Figure 29: Nominal Slew Rate for
Figure 30: Tangent Line for
Figure 31: AC Input Test Signal Waveform Command/Address Balls ................................................................ 71
Figure 32: AC Input Test Signal Waveform for Data with DQS, DQS# (Differential) ............................................ 71
Figure 33: AC Input Test Signal Waveform for Data with DQS (Single-Ended) ................................................... 72
Figure 34: AC Input Test Signal Waveform (Differential) .................................................................................. 72
Figure 35: MR Definition ............................................................................................................................... 80
Figure 36: CL ................................................................................................................................................. 83
Figure 37: EMR Definition ............................................................................................................................. 84
Figure 38: READ Latency ............................................................................................................................... 87
Figure 39: WRITE Latency .............................................................................................................................. 87
Figure 40: EMR2 Definition ........................................................................................................................... 88
Figure 41: EMR3 Definition ........................................................................................................................... 89
Figure 42: DDR2 Power-Up and Initialization ................................................................................................. 90
Figure 43: Example: Meeting
Figure 44: Multibank Activate Restriction ....................................................................................................... 94
Figure 45: READ Latency ............................................................................................................................... 96
Figure 46: Consecutive READ Bursts .............................................................................................................. 97
Figure 47: Nonconsecutive READ Bursts ........................................................................................................ 98
Figure 48: READ Interrupted by READ ............................................................................................................ 99
Figure 49: READ-to-WRITE ............................................................................................................................ 99
Figure 50: READ-to-PRECHARGE – BL = 4 ..................................................................................................... 100
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. W 7/11 EN
t
t
t
t
IS ........................................................................................................................ 63
IH ....................................................................................................................... 64
DS ...................................................................................................................... 69
DH ..................................................................................................................... 70
t
RRD (MIN) and
t
t
t
t
IS ............................................................................................................... 63
IH .............................................................................................................. 64
DS ............................................................................................................. 69
DH ............................................................................................................. 70
t
RCD (MIN) .............................................................................. 93
6
Micron Technology, Inc. reserves the right to change products or specifications without notice.
1Gb: x4, x8, x16 DDR2 SDRAM
‹ 2007 Micron Technology, Inc. All rights reserved.
Features