PI7C8150ND Pericom Semiconductor, PI7C8150ND Datasheet - Page 53

• Manufacturer Part Number: PI7C8150ND
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8150ND

• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Operating Temperature (max): 85C
• Package Type: BGA
• Rad Hardened: No
• Case: BGA
• Dc: 04+
• Lead Free Status / Rohs Status: Not Compliant

6.2.4
!
POSTED WRITE TRANSACTIONS
During downstream posted write transactions, when PI7C8150 responds as a target, it
detects a data parity error on the initiator (primary) bus and the following events occur:
!
!
!
!
Similarly, during upstream posted write transactions, when PI7C8150 responds as a target,
it detects a data parity error on the initiator (secondary) bus, the following events occur:
!
!
!
!
During downstream write transactions, when a data parity error is reported on the target
(secondary) bus by the target’s assertion of S_PERR_L, the following events occur:
!
!
PI7C8150 completes the transaction normally.
PI7C8150 asserts P_PERR_L two cycles after the data transfer, if the parity error
response bit is set in the command register of primary interface.
PI7C8150 sets the parity error detected bit in the status register of the primary
interface.
PI7C8150 captures and forwards the bad parity condition to the secondary bus.
PI7C8150 completes the transaction normally.
PI7C8150 asserts S_PERR_L two cycles after the data transfer, if the parity error
response bit is set in the bridge control register of the secondary interface.
PI7C8150 sets the parity error detected bit in the status register of the secondary
interface.
PI7C8150 captures and forwards the bad parity condition to the primary bus.
PI7C8150 completes the transaction normally.
PI7C8150 sets the data parity detected bit in the status register of secondary interface,
if the parity error response bit is set in the bridge control register of the secondary
interface.
PI7C8150 asserts P_SERR_L and sets the signaled system error bit in the status
register, if all the following conditions are met:
!
!
!
!
The SERR_L enable bit is set in the command register.
The posted write parity error bit of P_SERR_L event disable register is not
set.
The parity error response bit is set in the bridge control register of the
secondary interface.
The parity error response bit is set in the command register of the primary
interface.
43
March 19, 2003 – Revision 1.04
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
PI7C8150