PI7C8150ND Pericom Semiconductor, PI7C8150ND Datasheet - Page 35

• Manufacturer Part Number: PI7C8150ND
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8150ND

• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Operating Temperature (max): 85C
• Package Type: BGA
• Rad Hardened: No
• Case: BGA
• Dc: 04+
• Lead Free Status / Rohs Status: Not Compliant

3.8.3
3.8.3.1
Table 4-7. Delayed Write Target Termination Response
and the SERR_L enable bit (bit 8 of command register for secondary bus) are set,
PI7C8150 asserts P_SERR_L if the master-abort-on-posted-write is not set. The master-
abort-on-posted-write bit is bit 4 of the P_SERR_L event disable register (offset 64h).
Note: When PI7C8150 performs a Type 1 to special cycle conversion, a master abort is the
expected termination for the special cycle on the target bus. In this case, the master abort
received bit is not set, and the Type 1 configuration transaction is disconnected after the
first data phase.
TARGET TERMINATION RECEIVED BY PI7C8150
When PI7C8150 initiates a transaction on the target bus and the target responds with
DEVSEL_L, the target can end the transaction with one of the following types
of termination:
!
!
!
!
PI7C8150 handles these terminations in different ways, depending on the type of
transaction being performed.
DELAYED WRITE TARGET TERMINATION RESPONSE
When PI7C8150 initiates a delayed write transaction, the type of target termination
received from the target can be passed back to the initiator. Table 4–7 shows the response
to each type of target termination that occurs during a delayed write transaction.
PI7C8150 repeats a delayed write transaction until one of the following conditions is met:
!
!
!
PI7C8150 makes 2
target retry.
Target Termination
Normal
Target Retry
Target Disconnect
Target Abort
Normal termination (upon de-assertion of FRAME_L)
Target retry
Target disconnect
Target abort
PI7C8150 completes at least one data transfer.
PI7C8150 receives a master abort.
PI7C8150 receives a target abort.
24
(default) or 2
Response
Returning disconnect to initiator with first data transfer only if multiple data
phases requested.
Returning target retry to initiator. Continue write attempts to target
Returning disconnect to initiator with first data transfer only if multiple data
phases requested.
Returning target abort to initiator. Set received target abort bit in target interface
status register. Set signaled target abort bit in initiator interface status register.
32
(maximum) write attempts resulting in a response of
25
March 19, 2003 – Revision 1.04
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
PI7C8150