ADBM-A350-200 Avago Technologies US Inc., ADBM-A350-200 Datasheet
ADBM-A350-200
Specifications of ADBM-A350-200
Related parts for ADBM-A350-200
ADBM-A350-200 Summary of contents
Page 1
... Data Sheet Description The ADBM-A350 sensor is a small form factor (SFF) optical fi nger navigation system. The ADBM-A350 is a low- power optical fi nger naviga- tion sensor. It has a new, low-power architecture and automatic power management modes, making it ideal for battery-and power-sensitive applications such as mobile phones ...
Page 2
... Pinout of ADBM-A350 Optical Sensor Pin Name Description 1 GND_SHIELD Ground shield 2 GPIO General Purpose Input/ Output pin 3 GND Ground 4 IO_NCS_A1 TWI address set or Chip Select 5 IO_MISO_SDA TWI serial data or Master In Slave Out 6 IO_MOSI_A0 TWI address set or Master Out Slave In 7 IO_CLK Serial clock input ...
Page 3
... Cover gate 1.59 on either side (0.15mm max 3.84 protrusion) (With Integrated Dome Switch & Actuator) 0.10 Pin #17 ∅ ( 4.00) Side Cut 0.20 0.20 Notes: 1. Dimension in millimeters. 2. Dimensional tolerance: ±0.10mm. 3. Maximum flash: ±0.2mm. 4. Brackets () indicate reference dimensions. 5. Document Number: ADBM-A350-G8_001 Pin #1 Pin #2 ...
Page 4
VDDIO 16 VDD 13 microcontroller VDD 2 DOME+ 14 DOME 1.8V VSS 4 ...
Page 5
Regulatory Requirements Passes FCC or CISPR 22 Class B emission limits when assembled following Avago Technologies recommendations. Passes IEC 61000-4-3 and IEC61000-4-6 Class A Immunity limits when assembled following Avago Technologies recommendations. Absolute Maximum Ratings Parameter Storage Temperature ...
Page 6
Timing Specifi cations Electrical Characteristics over recommended operating conditions. Typical values at 25° C, VDD=VDDIO=1.8V. Parameter Symbol Motion Delay After Reset t MOT-RST Shutdown t SHTDWN Wake from Shutdown t WAKEUP EVENT_INT Rise Time t r-EVENT_INT EVENT_INT Fall Time t ...
Page 7
... Speed Switching, Assert/De-assert, Finger Presence Detect and XY Quantization register settings. Notes on Shutdown and Reset The ADBM-A350 can be set in Shutdown mode by asserting or setting SHTDWN pin high. During the shutdown state, supply voltages VDD must be maintained above the minimum level. If these conditions are not met, then the sensor must be restarted by powering down then powering up again for proper operation ...
Page 8
... Downshift Time through EVENT pin. (nominal) Refer to A350 Firmware Design Guide for more details and 250 ms settings of registers for these features. 9.5 s 582 s LED Mode For power savings, the LED will not be continuously on. ADBM-A350 will fl ash the LED only when needed. ...
Page 9
I/O Pin Status Test This feature allows the user to verify the connectivity and the state of the I/O pin. To run the test for input pins such as GPIO, SHUTDOWN, NRST and IO_SELECT, fi rst enable the PAD_Chk_On bit ...
Page 10
... Fast Video Dump ADBM-A350 comes with a unique feature that enables user to capture the image the optical sensor is seeing on the tracking surface. This is achieved through storing the pixel data, transferring or dumping the pixels data out to the host for processing and rebuilding the video dump image ...
Page 11
Pixel byte format Bit 8 Bit 7 Bit 6 Bit 5 Bit Below is the pixel array address map. The fi gure shows the view of the chip from the top of the OFN ...
Page 12
Serial Peripheral Interface (SPI) SPI Specifi cations Electrical Characteristics over recommended operating conditions. Typical values at 25° C, VDD = 1.8 V. Parameter Symbol Serial Port Clock f sclk Frequency MISO rise time t r-MISO MISO fall time t ...
Page 13
... ADBM-A350, is always initiated by the micro-controller and consists of two bytes. The fi rst byte contains the address (seven bits) and has a “1” as its MSB to indicate data direction. The second byte contains the data. The ADBM-A350 reads MOSI on rising edges of SCLK ...
Page 14
... The fi rst byte contains the address, is sent by the micro-controller over MOSI, and has a “0” as its MSB to indicate data direction. The second byte contains the data and is driven by the ADBM-A350 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK. ...
Page 15
... SRAD ADBM-A350 has time to prepare the requested data. The falling edge of SCLK for the fi rst address bit of either the read or write command must be at least t the last SCLK rising edge of the last data bit of the previous read operation ...
Page 16
... Two – Wire Interface (TWI) ADBM-A350 uses a two-wire serial control interface compatible with I2C. The parameters are listed below. TWI Specifi cations Electrical Characteristics over recommended operating conditions. Typical values at 25° C, VDD = 1.8 V. Parameter SCL clock frequency Hold time (repeated) START condition. After this period, ...
Page 17
... Packet Formats Read and write operations between the host and the ADBM-A350 use three types of host driven packets and one type of ADBM-A350 driven packet. All packets are eight bits long with the most signifi cant bit fi rst, followed by an acknowledge bit ...
Page 18
... Data Packet (DP) Contains 8 data bits and may be sent by the host or the ADBM-A350. First bit of packet DP[7] DP[6] DP[5] Host Driven Packets The host initiates all data transmission with a START condition. Next, slave address and register address packets are sent. If there is a device address match, the ADBM-A350 then responds to each Eight-bit data trans- mission with an acknowledge signal (SDA = 0) ...
Page 19
... If the host intends to continue the data transfer, the host acknowledges the ADBM-A350. If the host intends to terminate the transfer, it responds with not acknowledge (SDA = 1), and then drives SDA to generate a STOP condition. The host can also drive a START condition if it wants to begin a new data transfer with the same ADBM- A350. ...
Page 20
... Example: Single Byte Read from Sensor Register The sensor reads a value 0x01from the register address 0x02 in the following illustration. Again, the example ADBM-A350 address is 0x57. ADBS Address Packet 1 number Packet DA type 7 0 SDA START 1010111 0 host R/W SDA ACK ADBS ADBS ...
Page 21
... ADBS Figure 19. TWI polling In this case, the host read ADBM-A350 data packets until the update bit (bit 4). Then the host could read successive registers using the ai bit example below. Note: polling the Status register rather than using the DATA_RDY pin increases power consumption ...
Page 22
Example: Multiple-Byte Read from Sensor Register using ‘ai’ bit The useful feature, especially in the case of reading Delta_X, Delta_Y, and Delta_HI in succession once either the DATA_RDY interrupt pin and/or update bit in the STATUS register ...
Page 23
... SDA driven by host or ADBS SCL driven by host SDA driven by host or ADBS Data Hold time Figure 21. TWI SCL and SDA Timing ADBM-A350 driven SDA SCL driven by host SDA driven by host Data Set-up time (minimum 0 ns) Figure 22. Sensor driven SDA 23 SDA driven after the ...
Page 24
... Registers The ADBM-A350 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device confi guration. Address Register 0x00 Product_ID 0x01 Revision_ID 0x02 EVENT 0x03 Delta_X 0x04 Delta_Y 0x05 SQUAL 0x06 ...
Page 25
... Field PID PID 7 6 Data Type: 8-Bit unsigned integer. USAGE: This register contains a unique identifi cation assigned to the ADBM-A350. The value in this register does not change; it can be used to verify that the serial communications link is functional. Revision_ID Access: Read Bit 7 6 Field ...
Page 26
EVENT Access: Read/Write Bit 7 6 Field MOT PIXRDY Data Type: Bit fi eld. USAGE: Event detect register (0x02) allows user to determine if any event interrupts (FPD, Motion, Soft click or Button click) has occurred since the last time ...
Page 27
Delta_X Access: Read Bit 7 6 Field Data Type: Eight bit 2’s complement number. USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register. Motion -127 Delta_X 81 ...
Page 28
Shutter_Upper Access: Read Bit 7 6 Field Shutter_Lower Access: Read Bit 7 6 Field Data Type: Sixteen bit unsigned integer. USAGE: Units are clock cycles. Read Shutter_Upper fi rst, then Shutter_Lower. They ...
Page 29
Minimum_Pixel Access: Read Bit 7 6 Field Data Type: Eight-bit number. USAGE: Minimum Pixel value in current frame. Minimum value = 0, maximum value = 254. The minimum pixel value can vary with every frame. Pixel_Grab ...
Page 30
100 114 115 116 117 ...
Page 31
CRC0 Access: Read Bit 7 6 Field CRC0 CRC0 7 6 Data Type: Eight-bit number USAGE: Register 0x0c reports the fi rst byte of the system self test results. See Self Test register 0x10. CRC1 Access: Read Bit 7 6 ...
Page 32
Self_Test Access: Write Bit 7 6 Field Reserved Reserved Data Type: Bit fi eld USAGE: Set the TESTEN bit in register 0x10 to start the system self-test. The test takes 250ms. During this time, do not write or read through ...
Page 33
BUTTON_STATUS Access: Read/Write Bit 7 6 Field Assert Assert count count Data Type: Bit fi eld USAGE: Register 0x12 allows the user to read button status. Writing any value to this register will restart the counter. Field Name Description Assert ...
Page 34
Rest1_Downshift Access: Read/Write Bit 7 6 Field R1D R1D 7 6 This register set the Rest 1 to Rest 2 downshift time. Rest1 Downshift time = R1D[7: Rest1_Rate. Default value (Rest1_Rate ...
Page 35
Rest3_Period Access: Read/Write Bit 7 6 Field R3R R3R 7 6 This register set the Rest 3 frame rate. Rest3 frame rate = (R3R[7: ms. Default value 500 ms Min: 2 ...
Page 36
IO_Mode Access: Read/Write Bit 7 6 Field Reserved Reserved Data Type: Bit fi eld USAGE: Register 0x1c allows the user to read the Input or Output mode of the sensor. Field Name Description Burst Burst mode 0 = not in ...
Page 37
Fast_Video_Dump Access: Read/Write Bit 7 6 Field Reserved Reserved Data Type: Bit fi eld USAGE: This register is used to enable and initiating Fast Video Dump. See note on Fast Video Dump for more information. Field Name Description FVD 0: ...
Page 38
PAD_STATUS Access: Read Bit 7 6 Field NRST_ST NRST_ST 1 Data Type: Bit fi eld USAGE: This register is used to read or check on pin status. Field Name Description NRST_ST NRST Pin State 1-0 0x0 = Unknown 0x1= Low ...
Page 39
PAD_TEST_OUT Access: Read/Write Bit 7 6 Field Reserved Reserved Data Type: Bit fi eld USAGE: This register is used to set the state of the output pin. Field Name Description EVENT_O Set state for EVENT_INT output pin 0x0: Low 0x1: ...
Page 40
Shutter_Max_Hi Access: Read/Write Bit 7 6 Field SMH SMH 7 6 Data Type: 8-Bit integer USAGE: This value is the upper 8-bit of shutter maximum open time. Shutter value represents pixel array exposure time in multiples of internal clock cycles ...
Page 41
Reserved OFN_Engine1 Access: Read/Write Bit 7 6 Field Engine Speed Data Type: Bit fi eld USAGE: This register is used to set several properties of the sensor. Field Name Description Engine Master control of OFN engine. Need to enable this ...
Page 42
OFN_Engine2 Access: Read/Write Bit 7 6 Field Reserved Reserved Data Type: Bit fi eld USAGE: This register is used to set several properties of the sensor related to FPD function. Field Name Description FPD_Rest_Wake1:0 Wakes up from rest with FPD ...
Page 43
Speed_Ctrl Access: Read/Write Bit 7 6 Field SEL_XY XY_scale2 Data Type: Bit fi eld USAGE: This register is used to set several properties of the sensor. Field Name Description Sel_XY Select scale 0 = Enable X scale ...
Page 44
Speed_ST23 Access: Read/Write Bit 7 6 Field ST ST Data Type: Bit fi eld USAGE: This register is used to set several speed switching properties of the sensor. Field Name Description ST 7:0 Sets resolution switching from step 2 to ...
Page 45
Speed_ST43 Access: Read/Write Bit 7 6 Field ST ST Data Type: Bit fi eld USAGE: This register is used to set several speed switching properties of the sensor. Field Name Description ST 7:0 Sets resolution switching from step 4 to ...
Page 46
GPIO_CTRL Access: Read/Write Bit 7 6 Field GPIO_ Reserved Active_Set Data Type: Bit fi eld USAGE: This register is used to set GPIO and PWM control. Field Name Description GPIO_Active_Set 0 = GPIO is active LOW output 1 = GPIO ...
Page 47
AD_ATH_HIGH Access: Read/Write Bit 7 6 Field ATH_H ATH_H Data Type: Bit fi eld USAGE: This register is used to set HIGH speed Assert shutter threshold. Field Name Description ATH_H 7:0 Sets HIGH speed assert threshold. Write in hexadecimal value. ...
Page 48
AD_DTH_LOW Access: Read/Write Bit 7 6 Field DTH_L DTH_L Data Type: Bit fi eld USAGE: This register is used to set LOW speed De-assert shutter threshold. Field Name Description DTH_L 7:0 Sets LOW speed de-assert threshold. Write in hexadecimal value. ...
Page 49
MOTION_CTRL Access: Read/Write Bit 7 6 Field Reserved Reserved Data Type: Bit fi eld USAGE: This register is used to control Motion interrupt. Field Name Description Motion_Int_ Motion interrupt threshold Thres2:0 Only trigger Motion Interrupt if Delta_X + Delta_Y > ...
Page 50
ORIENT_CTRL Access: Read/Write Bit 7 6 Field XY_SWAP Y_INV Data Type: Bit fi eld USAGE: This register is used to confi gure Delta_X and Delta_Y reporting direction with respect to sensor orientation Field Name Description XY_SWAP 0 = Normal sensor ...
Page 51
FPD_STATUS Access: Read Bit 7 6 Field FPD_Hyst7 FPD_Hyst6 Data Type: Bit fi eld USAGE: This register is used to confi rm FPD fl ag and to set FPD hysteresis threshold. Field Name Description FPD_Hyst7:4 FPD hysteresis threshold boundary. Actual ...
Page 52
SC_T_DOUBLE Access: Read/Write Bit 7 6 Field SC_Dou SC_Dou Data Type: Bit fi eld USAGE: This register is used to set time between fi rst click and second click to trigger double click. Any second succes- sive click within this ...
Page 53
... Packing information 1. ADBM-A350 : This is the standard with MOQ=1000pcs 2. ADBM-A350-200 : This is with MOQ=200pcs For product information and a complete list of distributors, please go to our web site: Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2011 Avago Technologies. All rights reserved. ...