AD7195BCPZ Analog Devices Inc, AD7195BCPZ Datasheet - Page 35

• Manufacturer Part Number: AD7195BCPZ
• Description: IC AFE 24BIT 4.8K 32LFSP
• Manufacturer: Analog Devices Inc

Specifications of AD7195BCPZ

• Design Resources: Precision Weigh Scale Design Using AD7195 with Internal PGA and AC Excitation (CN0155)
• Number Of Bits: 24
• Number Of Channels: 4
• Voltage - Supply, Analog: 4.75 V ~ 5.25 V
• Voltage - Supply, Digital: 2.7 V ~ 5.25 V
• Package / Case: 32-LFCSP
• Resolution (bits): 24bit
• Sampling Rate: 4.8kSPS
• Input Channel Type: Pseudo Differential
• Data Interface: 3-Wire, Serial
• Supply Voltage Range - Analog: 4.75V To 5.25V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power (watts): -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

When the analog input is constant or a channel change occurs,
valid conversions are available at a constant output data rate.
When conversions are being performed on a single channel and
a step change occurs on the analog input, the ADC continues to
output fully settled conversions if the step change is synchronized
with the conversion process. If the step change is asynchronous,
one conversion is output from the ADC, which is not completely
settled (see Figure 27).
Table 30 shows examples of output data rate and the corres-
ponding FS values.
Table 30. Examples of Output Data Rates and the
Corresponding Settling Time (Zero Latency)
FS[9:0]
480
96
80
Sinc
Figure 28 shows the frequency response of the sinc
FS[9:0] is set to 96 and the master clock is 4.92 MHz. With zero
latency disabled, the output data rate is equal to 50 Hz. With
zero latency enabled, the output data rate is 12.5 Hz. The sinc
filter provides 50 Hz (±1 Hz) rejection in excess of 120 dB
minimum, assuming a stable master clock.
ANALOG
OUTPUT
INPUT
ADC
4
–100
–110
–120
50 Hz/60 Hz Rejection
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
0
Output Data Rate (Hz)
2.5
12.5
15
Figure 28. Sinc
Figure 27. Sinc
25
50
4
FREQUENCY (Hz)
Filter Response (FS[9:0] = 96)
4
1/
Zero Latency Operation
f
ADC
75
100
Settling Time (ms)
400
80
66.6
125
4
filter when
SETTLED
FULLY
150
Rev. 0 | Page 35 of 44
4
Figure 29 shows the frequency response when FS[9:0] is
programmed to 80 and the master clock is equal to 4.92 MHz.
The output data rate is 60 Hz when zero latency is disabled and
15 Hz when zero latency is enabled. The sinc
60 Hz (±1 Hz) rejection of 120 dB minimum, assuming a stable
master clock.
Simultaneous 50 Hz and 60 Hz rejection is obtained when
FS[9:0] is programmed to 480 and the master clock equals
4.92 MHz. The output data rate is 10 Hz when zero latency is
disabled and 2.5 Hz when zero latency is enabled. The sinc
filter provides 50 Hz (±1 Hz) and 60 Hz (±1 Hz) rejection of
120 dB minimum, assuming a stable master clock.
Simultaneous 50 Hz/60 Hz rejection can also be achieved using
the REJ60 bit in the mode register. When FS[9:0] is set to 96
and REJ60 is set to 1, notches are placed at 50 Hz and 60 Hz.
–100
–120
–100
–120
–110
–110
–10
–20
–30
–40
–50
–60
–70
–80
–90
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
0
0
0
Figure 30. Sinc
Figure 29. Sinc
30
30
4
4
Filter Response (FS[9:0] = 480)
FREQUENCY (Hz)
FREQUENCY (Hz)
Filter Response (FS[9:0] = 80)
60
60
90
90
4
filter provides
120
120
AD7195
150
150
4