MC88915TEI133 IDT, Integrated Device Technology Inc, MC88915TEI133 Datasheet
MC88915TEI133
Specifications of MC88915TEI133
Available stocks
Related parts for MC88915TEI133
MC88915TEI133 Summary of contents
Page 1
Low Skew CMOS PLL Clock Drivers, 3-State 55, 70, 100, 133, and 160 MHz Versions The MC88915T Clock Driver utilizes phase-locked loop (PLL) technology to lock its low skew outputs frequencies and phase onto an input reference clock ...
Page 2
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 1. Pin Summary Pin Name Number SYNC[0] 1 SYNC[1] 1 REF_SEL 1 FREQ_SEL 1 FEEDBACK 1 RC1 1 Q(0– 2x_Q 1 Q/2 1 LOCK 1 OE/RST 1 PLL_EN ...
Page 3
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE FEEDBACK SYNC ( SYNC (1) 1 REF_SEL PLL_EN FREQ_SEL OE/RST IDT™ / ICS™ CMOS PLL CLOCK DRIVERS PHASE/FREQ CHARGE PUMP/LOOP DETECTOR FILTER 0 1 MUX (÷ ...
Page 4
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 2. SYNC Input Timing Requirements Symbol t , SYNC Inputs Rise/Fall Time, SYNC Inputs from 0.8 to 2.0 V RISE/FALL t , SYNC Inputs Input Clock Period SYNC Inputs CYCLE Duty ...
Page 5
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE MC88915TFN55 AND MC88915TFN70 (Continued) Table 5. Frequency Specifications (T Symbol (1) f Maximum Operating Frequency (2X_Q Output) max Maximum Operating Frequency (Q0–Q4, Q5 Output) 1. Maximum Operating Frequency is guaranteed with the ...
Page 6
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 7. SYNC Input Timing Requirements Symbol t , SYNC Inputs Rise/Fall Time, SYNC Inputs from 0.8 to 2.0 V RISE/FALL t , SYNC Inputs Input Clock Period SYNC Inputs CYCLE Duty ...
Page 7
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 11. AC Characteristics (T = –40°C to +85° Symbol Parameter t Rise/Fall Time, All Outputs RISE/FALL (Between 0.2 V and 0.8 V Outputs CC t Rise/Fall Time into a ...
Page 8
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 12. SYNC Input Timing Requirements Symbol t , SYNC Inputs Rise/Fall Time, SYNC Inputs from 0.8 to 2.0 V RISE/FALL t , SYNC Inputs Input Clock Period SYNC Inputs CYCLE Duty ...
Page 9
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 16. AC Characteristics (T = –40°C to +85° Symbol Parameter t Rise/Fall Time, All Outputs RISE/FALL (Between 0.2 V and 0.8 V Outputs CC t Rise/Fall Time into a ...
Page 10
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 17. SYNC Input Timing Requirements Symbol t , SYNC Inputs Rise/Fall Time, SYNC Inputs from 0.8 to 2.0 V RISE/FALL t , SYNC Inputs Input Clock Period SYNC Inputs CYCLE Duty ...
Page 11
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Table 21. AC Characteristics (T = 0°C to +70° Symbol Parameter t Rise/Fall Time, All Outputs RISE/FALL (Between 0.2 V and 0.8 V Outputs CC t Rise/Fall Time RISE/FALL 2X_Q ...
Page 12
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE APPLICATIONS INFORMATION FOR ALL VERSIONS General AC Specification Notes 1. Statistical characterization techniques were used to guarantee those specifications which cannot be measured on the ATE. MC88915 devices were fabricated with key ...
Page 13
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE RC1 EXTERNAL LOOP FILTER 330 Ω R2 0.1 µF C1 With the 1.0 MΩ resistor tied in this fashion, the t specification measured at the input pins is 2.25 ns ...
Page 14
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE –0.50 –0.75 –1.00 –1.25 –1.50 2.5 5.0 7.5 10.0 SYNC INPUT FREQUENCY (MHz) Figure 5a t versus Frequency Variation for Q/2 Output Fed PD Back, Including Process and Voltage Variation @ 25°C ...
Page 15
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE SYNC INPUT (SYNC[1] OR SYNC[0]) FEEDBACK INPUT Q/2 OUTPUT t SKEWALL Q0–Q4 OUTPUTS Q5 OUTPUT 2X_Q OUTPUT Figure 6. Output/Input Switching Waveforms and Timing Diagrams (These waveforms represent the hook-up configuration of ...
Page 16
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE 25 MHz FEEDBACK SIGNAL HIGH RST FEEDBACK LOW REF_SEL CRYSTAL 25 MHz INPUT SYNC[0] OSCILLATOR ANALOG V CC EXTERNAL LOOP RC1 FILTER ANALOG GND FQ_SEL HIGH Figure 7a. Wiring Diagram and Frequency ...
Page 17
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE 0.1 µF HIGH 10 µF LOW FREQUENCY FREQUENCY BYPASS BYPASS Figure 8. Recommended Loop Filter and Analog Isolation Scheme for the MC88915T 1. Figure 8 shows a loop filter and analog isolation ...
Page 18
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE CLOCK SYSTEM CLOCK SOURCE DISTRIBUTE CLOCK @ f CLOCK @ 2f AT POINT OF USE Figure 9. Representation of a Potential Multi-Processing Application Utilizing the MC88915T for Frequency Multiplication and Low Board-to-Board ...
Page 19
MC88915T LOW SKEW CMOS PLL CLOCK DRIVERS, 3-STATE Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales For Tech Support 800-345-7015 netcom@idt.com 408-284-8200 480-763-2056 Fax: 408-284-2775 Corporate Headquarters Asia Pacific and Japan Integrated Device Technology, Inc. Integrated ...