ADF4107BRUZ Analog Devices Inc, ADF4107BRUZ Datasheet

no-image

ADF4107BRUZ

Manufacturer Part Number
ADF4107BRUZ
Description
IC SYNTH FREQ PLL 7GHZ 16-TSSOP
Manufacturer
Analog Devices Inc
Type
Clock/Frequency Synthesizer (RF)r
Datasheet

Specifications of ADF4107BRUZ

Pll
Yes
Input
CMOS
Output
Clock
Number Of Circuits
1
Ratio - Input:output
2:1
Differential - Input:output
Yes/No
Frequency - Max
7GHz
Divider/multiplier
No/No
Voltage - Supply
2.7 V ~ 3.3 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
Frequency-max
7GHz
Pll Type
Frequency Synthesis
Frequency
7GHz
Supply Current
15mA
Supply Voltage Range
2.7V To 3.3V
Digital Ic Case Style
TSSOP
No. Of Pins
16
Operating Temperature Range
-40°C To +85°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF4107BRUZ
Manufacturer:
AD
Quantity:
2 200
Part Number:
ADF4107BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF4107BRUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
7.0 GHz bandwidth
2.7 V to 3.3 V power supply
Separate charge pump supply (V
Programmable dual-modulus prescaler
Programmable charge pump currents
Programmable antibacklash pulse width
3-wire serial interface
Analog and digital lock detect
Hardware and software power-down mode
APPLICATIONS
Broadband wireless access
Satellite systems
Instrumentation
Wireless LANs
Base stations for wireless radio
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
voltage in 3 V systems
8/9, 16/17, 32/33, 64/65
RF
RF
REF
DATA
CLK
IN
IN
LE
IN
A
B
24-BIT INPUT
REGISTER
SD
OUT
PRESCALER
FUNCTION
AV
CE
LATCH
P/P + 1
FROM
DD
P
22
) allows extended tuning
N = BP + A
AGND DGND
DV
DD
A, B COUNTER
R COUNTER
R COUNTER
FUNCTION
LATCH
LATCH
LATCH
14-BIT
LOAD
LOAD
B COUNTER
A COUNTER
FUNCTIONAL BLOCK DIAGRAM
14
13-BIT
6-BIT
6
13
Figure 1.
19
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
GENERAL DESCRIPTION
The ADF4107 frequency synthesizer can be used to implement
local oscillators in the upconversion and downconversion sections
of wireless receivers and transmitters. It consists of a low noise
digital PFD (phase frequency detector), a precision charge pump, a
programmable reference divider, programmable A and B counters,
and a dual-modulus prescaler (P/P + 1). The A (6-bit) and B
(13-bit) counters, in conjunction with the dual-modulus
prescaler (P/P + 1), implement an N divider (N = BP + A). In
addition, the 14-bit reference counter (R counter), allows
selectable REF
(phase-locked loop) can be implemented if the synthesizer is
used with an external loop filter and VCO (voltage controlled
oscillator). Its very high bandwidth means that frequency
doublers can be eliminated in many high frequency systems,
simplifying system architecture and reducing cost.
V
P
FREQUENCY
DETECTOR
DETECT
CPGND
PHASE
LOCK
PLL Frequency Synthesizer
SD
AV
IN
OUT
DD
frequencies at the PFD input. A complete PLL
CPI3 CPI2 CPI1
©2003–2007 Analog Devices, Inc. All rights reserved.
SETTING 1
CURRENT
M3 M2 M1
MUX
REFERENCE
CHARGE
PUMP
ADF4107
CPI6 CPI5 CPI4
HIGH Z
SETTING 2
CURRENT
R
SET
ADF4107
www.analog.com
CP
MUXOUT

Related parts for ADF4107BRUZ

ADF4107BRUZ Summary of contents

Page 1

FEATURES 7.0 GHz bandwidth 2 3.3 V power supply Separate charge pump supply (V ) allows extended tuning P voltage systems Programmable dual-modulus prescaler 8/9, 16/17, 32/33, 64/65 Programmable charge pump currents Programmable antibacklash pulse ...

Page 2

ADF4107 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Timing Characteristics ................................................................ 4 Absolute Maximum Ratings............................................................ 5 ESD Caution.................................................................................. 5 Pin Configurations and Function Descriptions ...

Page 3

SPECIFICATIONS ± 10%, AV ≤ V ≤ 5.5 V, AGND = DGND = CPGND = unless otherwise noted. Table 1. Parameter B Version RF CHARACTERISTICS 3 RF ...

Page 4

ADF4107 Parameter B Version NOISE CHARACTERISTICS ADF4107 Normalized Phase −219 Noise Floor 10 11 Phase Noise Performance 900 MHz Output 12 −93 13 6400 MHz Output −76 14 6400 MHz Output −83 Spurious Signals 12 900 MHz Output −90/−92 13 ...

Page 5

ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter GND GND Digital I/O Voltage to GND Analog I/O Voltage ...

Page 6

ADF4107 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS SET MUXOUT 3 14 CPGND ADF4107 TOP VIEW AGND (Not to Scale DATA CLK ...

Page 7

TYPICAL PERFORMANCE CHARACTERISTICS Figure 5. Parameter Data for the RF Input 0 –5 –10 –15 –20 – +25° –40°C A – INPUT FREQUENCY (GHz) Figure 6. Input Sensitivity 0 REF ...

Page 8

ADF4107 –40 –50 –60 –70 –80 –90 –100 –110 –120 –130 –140 100Hz FREQUENCY OFFSET FROM 5800MHz CARRIER Figure 11. Integrated Phase Noise (6.4 GHz, 1 MHz, 100 kHz 3V, V REF LEVEL = –10dBm DD I ...

Page 9

FUNCTIONAL DESCRIPTION REFERENCE INPUT STAGE The reference input stage is shown in Figure 17. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures ...

Page 10

ADF4107 DIVIDER CLR1 PROGRAMMABLE DELAY ABP2 ABP1 CLR2 DOWN DIVIDER Figure 20. PFD Simplified Schematic and Timing (in Lock) MUXOUT AND LOCK DETECT The output multiplexer on the ADF4107 ...

Page 11

LATCH SUMMARY ANTI- TEST BACKLASH RESERVED MODE BITS WIDTH DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 LDP T2 T1 ABP2 RESERVED DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 ...

Page 12

ADF4107 REFERENCE COUNTER LATCH MAP TEST BACKLASH RESERVED MODE BITS DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 0 0 LDP T2 T1 ABP2 DON’T CARE ABP2 ...

Page 13

AB COUNTER LATCH MAP RESERVED DB23 DB22 DB21 DB20 DB19 DB18 DB17 B13 B12 B11 B10 X = DON’T CARE B13 B12 B11 ...

Page 14

ADF4107 FUNCTION LATCH MAP CURRENT CURRENT PRESCALER SETTING SETTING VALUE 2 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 P2 P1 PD2 CPI6 CPI5 CPI4 CPI3 CPI2 TC4 ...

Page 15

INITIALIZATION LATCH MAP CURRENT CURRENT PRESCALER SETTING SETTING VALUE 2 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 P2 P1 PD2 CPI6 CPI5 CPI4 CPI3 CPI2 TC4 ...

Page 16

ADF4107 FUNCTION LATCH The on-chip function latch is programmed with C2 and C1 set to 1 and 0, respectively. Figure 25 shows the input data format for programming the function latch. Counter Reset DB2 (F1) is the counter reset bit. ...

Page 17

Charge Pump Currents CPI3, CPI2, and CPI1 program Current Setting 1 for the charge pump. CPI6, CPI5, and CPI4 program Current Setting 2 for the charge pump. The truth table is given in Figure 25. Prescaler Value P2 and P1 ...

Page 18

ADF4107 APPLICATIONS LOCAL OSCILLATOR FOR LMDS BASE STATION TRANSMITTER Figure 27 shows the ADF4107 being used with a VCO to produce the LO for an LMDS base station. The reference input signal is applied to the circuit at FREF and, ...

Page 19

INTERFACING The ADF4107 has a simple SPI®-compatible serial interface for writing to the device. CLK, DATA, and LE control the data transfer. When LE (latch enable) goes high, the 24 bits that have been clocked into the input register on ...

Page 20

... Temperature Range ADF4107BRU –40° 85°C ADF4107BRU-REEL –40° 85°C ADF4107BRU-REEL7 –40° 85°C 1 ADF4107BRUZ –40° 85°C 1 ADF4107BRUZ-REEL –40° 85°C ADF4107BRUZ-REEL7 1 –40° 85°C ADF4107BCP –40° 85°C ADF4107BCP-REEL –40° 85°C ADF4107BCP-REEL7 –40° 85°C 1 ADF4107BCPZ –40° 85°C 1 ADF4107BCPZ-REEL – ...

Related keywords