ICS950405AFLFT IDT, Integrated Device Technology Inc, ICS950405AFLFT Datasheet
ICS950405AFLFT
Specifications of ICS950405AFLFT
Related parts for ICS950405AFLFT
ICS950405AFLFT Summary of contents
Page 1
Integrated Circuit Systems, Inc. AMD - K8™ System Clock Chip Recommended Application: AMD K8 System Clock with AMD, VIA or ALI Chipset Output Features: • Differential pair push-pull CPU clocks @ 3.3V • PCICLK (Including 1 ...
Page 2
ICS950405 Pin Descriptions PIN # PIN NAME TYPE 1 *FS0/REF0 2 VDDHTT PWR OUT 5 GND PWR 6 *ModeA/HTTCLK0 7 *ModeB/PCICLK8/HTTCLK1 PCICLK9/HTTCLK2 8 OUT 9 VDDPCI PWR 10 GND PWR 11 PCICLK11/HTTCLK3 12 PCICLK10 OUT PCICLK0 ...
Page 3
General Description The ICS950405 is a main system clock solution for desktop designs using the AMD K8 CPU. It provides all necessary clock signals for Clawhammer and Sledgehammer with AMD, VIA or ALI systems. The ICS950405 is part of a ...
Page 4
ICS950405 Power Groups Pin Number VDD GND 16,19 15,20 29 27,30,33 35,38 34, Analog, CPU PLL, MCLK 46 47 Mode Functionality Tables ModeA ModeB Pin7 0 0 HTTCLK1 0 1 HTTCLK1 1 0 PCICLK8 ...
Page 5
General I How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock will acknowledge • Controller (host) sends the begining byte location = N • ICS clock will acknowledge ...
Page 6
ICS950405 Table: Frequency Select Register Byte 0 Pin # Name - SS_EN Bit 7 - SEL24_48MHz Bit 6 - Reserved Bit 5 - Reserved Bit 4 - Bit 3 - Bit 2 - Bit 1 - Bit ...
Page 7
I C Table: Output Control Register Byte 4 Pin # - Bit 7 - Bit 6 - Bit 5 - Bit 4 - Bit 3 - Bit 2 - Bit 1 - Bit Table: Reserved ...
Page 8
ICS950405 Table: Skew Control Register Byte 8 Pin # Name - PCI/HTTSkw3 Bit 7 - PCI/HTTSkw2 Bit 6 - PCI/HTTSkw1 Bit 5 - PCI/HTTSkw0 Bit 4 - PCISkw3 Bit 3 - PCISkw2 Bit 2 - PCISkw1 Bit ...
Page 9
I C Table: VCO Frequency Control Register Byte 12 Pin # Name - N Div7 Bit Div6 Bit Div5 Bit Div4 Bit Div3 Bit ...
Page 10
ICS950405 Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 3.8V Logic Inputs . . . . . . ...
Page 11
Electrical Characteristics - K8 Push Pull Differential Pair 70° 3.3 V +/-5 PARAMETER SYMBOL δV/δt Rising Edge Rate δV/δt Falling Edge Rate V Differential Voltage DIFF Change in V ∆V DIFF_DC ...
Page 12
ICS950405 Electrical Characteristics - PCICLK 70° 3.3 V,+/-5 PARAMETER SYMBOL Output High Voltage V OH1 Output Low Voltage V OL1 Output High Current I OH1 Output Low Current I OL1 1 ...
Page 13
Electrical Characteristics - AGPCLK 70°C; VDD=3.3V +/-5 PARAMETER SYMBOL Output Frequency Output Impedance R DSP1 1 Output High Voltage Output Low Voltage Output High Current ...
Page 14
ICS950405 Shared Pin Operation - Input/Output Pins The I/O pins designated by (input/output) on the ICS950405 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on ...
Page 15
INDEX INDEX AREA AREA 45° 45° SEATING SEATING b PLANE PLANE .10 (.004) C .10 (.004) C 300 mil SSOP Package Ordering Information ICS950405yFLF-T Example: ...
Page 16
ICS950405 Revision History Rev. Issue Date Description 0.1 4/21/2005 Updated Byte 11/12 M/N programming description 0802F—04/22/05 16 Page # 8-9 ...