IDTCSPT857CPAG IDT, Integrated Device Technology Inc, IDTCSPT857CPAG Datasheet - Page 9
![IC SDRAM CLK DVR 1:10 48-TSSOP](/photos/6/50/65023/idtcspt857cpag_sml.jpg)
IDTCSPT857CPAG
Manufacturer Part Number
IDTCSPT857CPAG
Description
IC SDRAM CLK DVR 1:10 48-TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
PLL Clock Driverr
Datasheet
1.IDTCSPT857CNLG.pdf
(15 pages)
Specifications of IDTCSPT857CPAG
Input
Clock
Output
Differential
Frequency - Max
220MHz
Voltage - Supply
2.3 V ~ 2.7 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Frequency-max
220MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
800-1708
800-1708-5
800-1708
CSPT857CPAG
800-1708-5
800-1708
CSPT857CPAG
SWITCHING CHARACTERISTICS FOR PC3200
NOTES:
1.
2.
3.
4.
5.
IDTCSPT857C
2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
t
Symbol
The PLL on the CSPT857 will meet all the above test parameters while supporting SSC synthesizers
JIT(HPER)
t
JIT(PER)
t
t
V
t
t
JIT(CC)
SLR(O)
t
t
SSC
SSC
PLH (1)
PHL (1)
SLR(I)
t
t
SK(O)
f
Refers to transition of non-inverting output.
Static phase offset does not include jitter.
t(φ) is measured with input clock slew rate t
The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.
V
R,
OX (5)
3dB
(∅)
OX
t
F
is specified at the SDRAM clock input or test load.
Description
LOW to HIGH Level Propagation Delay Time
HIGH to LOW Level Propagation Delay Time
Jitter (period), see figure 6
Jitter (cycle-to-cycle), see figure 3
Half-Period Jitter, see figure 7
Output Clock Slew Rate (Single-Ended)
Input Clock Slew Rate
Static Phase Offset, see figure 4
Output Skew, see figure 5
Output Rise and Fall Times (20% to 80%)
Output Differential Voltage
Modulation Frequency
Clock Input Frequency Deviation
PLL Loop Bandwidth
SLR
(2,3)
(
I
) = 2V/ns and an input differential voltage V
Test Conditions
Test mode, CLK to any output
Test mode, CLK to any output
66MHz
200 MHz
66MHz
200 MHz
66MHz
200 MHz
200 MHz (20% to 80%)
200 MHz
Load: 120Ω / 14pF
Differential outputs are terminated
with 120Ω
⎯
⎯
⎯
9
ID
of 1.75V.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(4)
with the following parameters:
V
– 0.15
– 180
– 160
Min.
– 90
– 50
– 75
– 75
– 50
DDQ
650
⎯
30
1
1
0
/2
Typ.
4.5
4.5
⎯
⎯
5
(1)
V
+ 0.15
Max.
DDQ
-0.5
180
160
900
2.5
⎯
90
50
75
75
50
75
50
4
/2
MHz
Unit
V/ns
V/ns
KHz
%
ns
ns
ps
ps
ps
ps
ps
ps
V