SR1530HCLR Intel (CPU), SR1530HCLR Datasheet - Page 21

no-image

SR1530HCLR

Manufacturer Part Number
SR1530HCLR
Description
Manufacturer
Intel (CPU)
Datasheet

Specifications of SR1530HCLR

Lead Free Status / RoHS Status
Not Compliant
Intel
3.1.3.2
DIMM population rules depend on the operating mode of the memory controller. The operating
mode is determined by the number of DIMMs installed. DIMMs must be populated in pairs in
DIMM slot order: A1 & B1, A2 & B2. DIMMs within a pair must be identical with respect to size,
speed, and organization, but DIMM capacities can be different across different DIMM pairs.
Note: The server board supports single DIMM mode operation. Intel will only validate and
support this configuration with a single 512 MB x8 FBDIMM installed in DIMM slot A1.
3.2
The Intel
functions: an IO Controller, a PCI-X* Bridge, a GB Ethernet Controller, and a baseboard
management controller (BMC). Each function within the controller hub has its own set of
configuration registers. Once configured, each appears to the system as a distinct hardware
controller.
The controller hub provides the gateway to all PC-compatible I/O devices and features. The
server board uses these Intel
For additional information, see the Intel
Revision 2.2
®
Server Board S5000VCL TPS
Intel
®
6321ESB I/O Controller Hub is a multi-function device that provides four distinct
1. PCI-X* bus interface
2. Six channel SATA interface w/SATA busy and fault LED control
3. Dual GbE MAC
4. Baseboard management controller (BMC)
5. Single ATA interface, with Ultra DMA 100 capability
6. Universal Serial Bus 2.0 (USB) interface
7. Removable media drives
8. LPC bus interface
9. PC-compatible timer/counter and DMA controllers
10. APIC and 8259 interrupt controller
11. Power management
12. System RTC
13. VT technology
14. General purpose I/O
®
DIMM Population Rules and Supported DIMM Configurations
6321ESB I/O Controller Hub
®
6321ESB I/O Controller Hub features:
Intel order number: D64569-006
®
5000 Series Chipsets Server Board Family Datasheet.
Functional Architecture
11