MT9P031I12STM-ES Aptina LLC, MT9P031I12STM-ES Datasheet
MT9P031I12STM-ES
Specifications of MT9P031I12STM-ES
Related parts for MT9P031I12STM-ES
MT9P031I12STM-ES Summary of contents
Page 1
CMOS Digital Image Sensor MT9P031 For the latest data sheet, refer to Aptina’s Web site: Features ® • Aptina DigitalClarity imaging technology • High frame rate • Superior low-light performance • Low dark current • Global reset release, ...
Page 2
Table of Contents Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
Synchronizing Register Writes to Frame Boundaries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of Figures Figure 1: Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
List of Tables Table 1: Available Part Numbers ...
Page 6
General Description The MT9P031 sensor can be operated in its default mode or programmed by the user for frame size, exposure, gain setting, and other parameters. The default mode outputs a full resolution image at 15 frames per second (fps). ...
Page 7
Figure 2: Typical Configuration (Connection) From controller Master Notes resistor value of 1.5kΩ is recommended, but may be greater for slower two-wire speed. 2. All power supplies should be adequately decoupled. 3. All D Figure 3: 48-Pin iLCC ...
Page 8
Table 3: Pin Description Name Type RESET_BAR Input EXTCLK Input SCLK Input OE Input STANDBY_BAR Input TRIGGER Input S Input ADDR S I/O DATA PIXCLK Output D [11:0] Output OUT FRAME_VALID Output LINE_VALID Output STROBE Output V Supply DD V ...
Page 9
Pixels are output in a Bayer pattern format consisting of four “colors”—GreenR, GreenB, Red, and Blue (Gr, Gb, R, B)—representing three filter colors. When no mirror modes are enabled, the first row output alternates between Gr and R pixels, and ...
Page 10
Figure 5: Pixel Color Pattern Detail (Top Right Corner) row readout direction Default Readout Order By convention, the sensor core pixel array is shown with pixel (0,0) in the top right corner (see Figure 4). This reflects the actual layout ...
Page 11
Figure 7: Spatial Illustration of Image Readout P m-1,0 PDF: 09005aef81a4a477/Source: 09005aef81a4a495 MT9P031_DS - Rev .....................................P P 0,0 0,1 0,2 0,n-1 0 .....................................P P 1,0 1,1 1,2 1,n-1 1,n VALID IMAGE ...
Page 12
Readout Sequence Typically, the readout window is set to a region including only active pixels. The user has the option of reading out dark regions of the array, but if this is done, consideration must be given to how the ...
Page 13
Output Data Timing The output images are divided into frames, which are further divided into lines. By default, the sensor produces 1944 rows of 2592 columns each. The FV and LV signals indicate the boundaries between frames and lines, respectively. ...
Page 14
Figure 9: LV Format Options Continuous LV The timing of an entire frame is shown in Figure 10. Figure 10: Frame Timing PDF: 09005aef81a4a477/Source: 09005aef81a4a495 MT9P031_DS - Rev Default XOR LV LV ...
Page 15
Frame Time The pixel clock (PIXCLK) represents the time needed to sample 1 pixel from the array, and is typically equal to 1 EXTCLK period. The sensor outputs data at the maximum rate of 1 pixel per PIXCLK. One row ...
Page 16
Frame Rates at Common Resolutions Table 10 and Table 11 show examples of register settings to achieve common resolutions and their frame rates. Frame rates are shown both with subsampling enabled and disabled. Table 10: Standard Resolutions Sub- Frame sampling ...
Page 17
Serial Bus Description Registers are written to and read from the MT9P031 through the two-wire serial interface bus. The MT9P031 is a serial interface slave and is controlled by the serial clock (SCLK), which is driven by the serial interface ...
Page 18
Stop Bit The stop bit is defined as a LOW-to-HIGH transition of the data line while the clock line is HIGH. Slave Address The 8-bit address of a two-wire serial interface device consists of 7 bits of address and 1 ...
Page 19
Two-Wire Serial Interface Sample Write and Read Sequences 16-Bit WRITE Sequence A typical WRITE sequence for writing 16 bits to a register is shown in Figure 11. A start bit given by the master, followed by the write address, starts ...
Page 20
Registers Register List Table 12 lists sensor registers and their default values. Table 12: Register List and Default Values 1 = read-only, always read-only, always programmable read-only, dynamic Register # Dec (Hex) ...
Page 21
Table 12: Register List and Default Values (continued read-only, always read-only, always programmable read-only, dynamic Register # Dec (Hex) R64:0(R0x040) R65:0(R0x041) R66:0(R0x042) R67:0(R0x043) R68:0(R0x044) R69:0(R0x045) R70:0(R0x046) R71:0(R0x047) R72:0(R0x048) R73:0(R0x049) R74:0(R0x04A) ...
Page 22
Table 12: Register List and Default Values (continued read-only, always read-only, always programmable read-only, dynamic Register # Dec (Hex) R113:0(R0x071) R114:0(R0x072) R115:0(R0x073) R116:0(R0x074) R117:0(R0x075) R118:0(R0x076) R119:0(R0x077) R120:0(R0x078) R121:0(R0x079) R122:0(R0x07A) R123:0(R0x07B) ...
Page 23
Table 12: Register List and Default Values (continued read-only, always read-only, always programmable read-only, dynamic Register # Dec (Hex) R170:0(R0x0AA) R171:0(R0x0AB) R172:0(R0x0AC) R173:0(R0x0AD) R174:0(R0x0AE) R175:0(R0x0AF) R176:0(R0x0B0) R177:0(R0x0B1) R178:0(R0x0B2) R179:0(R0x0B3) R180:0(R0x0B4) ...
Page 24
Table 12: Register List and Default Values (continued read-only, always read-only, always programmable read-only, dynamic Register # Dec (Hex) R214:0(R0x0D6) R215:0(R0x0D7) R216:0(R0x0D8) R217:0(R0x0D9) R218:0(R0x0DA) R219:0(R0x0DB) R220:0(R0x0DC) R221:0(R0x0DD) R222:0(R0x0DE) R223:0(R0x0DF) R224:0(R0x0E0) ...
Page 25
Register Description Table 13 lists sensor register descriptions. Table 13: Register Description Reg. # Bits Default Name R0:0 15:0 0x1801 Chip Version (RO) R0x000 15:8 RO Part ID Two-digit BCD value typically derived from the reticle ID code. Legal values: ...
Page 26
Table 13: Register Description (continued) Reg. # Bits Default Name R7:0 15:0 0x1F82 Output Control (RW) R0x007 15 X Reserved 14 0x0000 Reserved 13 X Reserved 12:10 0x0007 Output_Slew_Rate Controls the slew rate on digital output pads except for PIXCLK. ...
Page 27
Table 13: Register Description (continued) Reg. # Bits Default Name R10:0 15:0 0x0000 Pixel Clock Control (RW) R0x00A 15 0x0000 Invert Pixel Clock When set, LV, FV, and D_OUT should be captured on the rising edge of PIXCLK. When clear, ...
Page 28
Table 13: Register Description (continued) Reg. # Bits Default Name R16:0 15:0 0x0050 PLL Control (RW) R0x010 15 0x0000 Reserved 14:13 0x0000 Reserved 12:9 X Reserved 8 0x0000 Reserved 7:4 0x0005 Reserved 3:2 X Reserved 1 0x0000 Use PLL When ...
Page 29
Table 13: Register Description (continued) Reg. # Bits Default Name R30:0 15:0 0x4006 Read Mode 1 (RW) R0x01E 15 X Reserved 14 0x0001 Reserved 13 0x0000 Reserved 12 0x0000 Reserved 11 0x0000 XOR Line Valid When set, produce a LV ...
Page 30
Table 13: Register Description (continued) Reg. # Bits Default Name R32:0 15:0 0x0040 Read Mode 2 (RW) R0x020 15 0x0000 Mirror Row When set, row readout in the active image occurs in reverse numerical order starting from (Row_Start + Row_Size). ...
Page 31
Table 13: Register Description (continued) Reg. # Bits Default Name R35:0 15:0 0x0000 Column Address Mode (RW) R0x023 15:11 X Reserved 10:8 0x0000 Reserved 7:6 X Reserved 5:4 0x0000 Column Bin The number of columns to be read and averaged ...
Page 32
Table 13: Register Description (continued) Reg. # Bits Default Name R45:0 15:0 0x0008 Red Gain (RW) R0x02D 15 X Reserved 14:8 0x0000 Red Digital Gain Digital Gain for the Red channel minus 1 times 8. The actual digital gain is ...
Page 33
Table 13: Register Description (continued) Reg. # Bits Default Name R93:0 15:0 0x2D13 BLC_Delta_Thresholds (RW) R0x05D 15 X Reserved 14:8 0x002D Reserved 7 X Reserved 6:0 0x0013 Reserved R94:0 15:0 0x41FF BLC_Tune_2 (RW) R0x05E 15 X Reserved 14:12 0x0004 Reserved ...
Page 34
Table 13: Register Description (continued) Reg. # Bits Default Name R160:0 6:3 0x0000 Test_Pattern_Control R0x0A0 Sets the test pattern mode: 0: color field 1: horizontal gradient 2: vertical gradient 3: diagonal 4: classic 5: walking 1s 6: monochrome horizontal bars ...
Page 35
Features Reset The MT9P031 may be reset by using RESET_BAR (active LOW) or the reset register. Hard Reset Assert (LOW) RESET_BAR not necessary to clock the device. All registers return to the factory defaults. When the pin is ...
Page 36
The D should be captured on the falling edge of PIXCLK. The specific relationship of PIXCLK to these other outputs can be adjusted in two ways. If Invert_Pixel_Clock is set, the sense of PIXCLK is inverted from that shown in ...
Page 37
MHz < 180 MHz < desirable to keep ( must be between 16 and 255, inclusive. 3. Wait 1ms to ensure that the VCO has locked. 4. Set Use_PLL (R0x10[ switch from EXTCLK ...
Page 38
These settings result in the same array layout as above, but only 22 dark rows are avail- able at the top of the array; the first eight are used in the black level algorithm, and there should be a two-row ...
Page 39
Skipping can be enabled separately for rows and columns. To enable skip mode, set either or both of Row_Skip and Column_Skip to the number of pixel pairs that should be skipped for each pair used in the output image. For ...
Page 40
Figure 17: Pixel Readout (Row Skip 2X) Figure 18: Pixel Readout (Column Skip 2X, Row Skip 2X) Binning Binning reduces resolution by combining adjacent same-color imager pixels to produce one output pixel. All of the pixels in the FOV contribute ...
Page 41
Only certain combinations of binning and skipping are allowed. These are shown in Table 14 illegal skip value is selected for a bin mode, a legal value is selected instead. Table 14: Legal Values for Column_Skip Based on ...
Page 42
Mirror Column Mirror Image By setting R0x20[14 the readout order of the columns is reversed, as shown in Figure 21. The starting color, thus Bayer pattern, is preserved when mirroring the columns. Figure 21: Six Pixels in Normal ...
Page 43
Therefore, any register changes that could affect the row time or the set of rows sampled causes the shutter pointer to start over at the beginning of the next frame. By ...
Page 44
Restart To restart the MT9P031 at any time during the operation of the sensor, write a “1” to the restart register (R0x0B[0] = 1). This has two effects: first, the current frame is interrupted immediately. Second, any writes to frame-synchronized ...
Page 45
Image Acquisition Modes The MT9P031 supports two image acquisition modes (Shutter Types) (see “Operating Modes” on page 46), electronic rolling shutter and global reset release. Electronic Rolling Shutter The ERS modes take pictures by scanning the rows of the sensor ...
Page 46
The exposure time is calculated by determining the reset time of each pixel row (with time 0 being the start of the first row time), and subtracting it from the sample time. Under normal conditions in ERS modes, every pixel ...
Page 47
The first trigger is by default automatic, producing continuous images. If snapshot is set, the first trigger can either be a low level on the TRIGGER pin or writing a “1” to the trigger register field. If Invert_Trigger is set, ...
Page 48
Figure 24: GRR Snapshot Timing (a) GRR Snapshot (b) GRR Bulb Strobe Control To support synchronization of the exposure with external events such as a flash or mechanical shutter, the MT9P031 produces a STROBE output. By default, this signal is ...
Page 49
Invert_Strobe (R0x1E[ use strobe as a flash in snapshot modes or with mechanical shutter, set the Strobe_Enable register bit field R0x1E[ Signal Chain and Datapath The signal chain and ...
Page 50
Green1_Analog_Multiplier, Red_Analog_Multiplier, Blue_Analog_Multiplier, and Green2_Analog_Multiplier. These combine to form the analog gain for a given color C as shown in this equation: AG The gain component can range from 0 to 7.875 in steps of ...
Page 51
Black level calibration is normally done separately for each color channel, and different channels can be using different sample or adjustment methods at the same time. However, because both Green1 and Green2 pixels go through the same signal chain, and ...
Page 52
Classic Test Pattern When selected, a value from Test_Data will be sent through the digital pipeline instead of sampled data from the sensor. The value will alternate between Test_Data for even and odd columns. Color Field When selected, the value ...
Page 53
Spectral Characteristics Figure 26: Typical Spectral Characteristics 350 Figure 27: CRA vs. Image Height (7 deg) CRA vs. Image Height Plot ...
Page 54
Electrical Specifications Two-Wire Serial Register Interface The electrical characteristics of the two-wire serial register interface (SCLK, S shown in Figure 28 and Table 19 on page 54. Figure 28: Two-Wire Serial Bus Timing Parameters t SRTH t SCLK SCLK S ...
Page 55
I/O Timing By default, the MT9P031 launches pixel data, FV and LV with the rising edge of PIXCLK. The expectation is that the user captures D PIXCLK. See Figure 29 and Table 20 for I/O timing (AC) characteristics. Figure 29: ...
Page 56
DC Electrical Characteristics The DC electrical characteristics are shown in Table 21, Table 22 on page 57, and Table 23 on page 57. Table 21: DC Electrical Characteristics Symbol Definition V Core digital voltage DD V _IO I/O digital voltage ...
Page 57
Table 22: Power Consumption Mode Full Resolution (15 fps) Streaming Caution Stresses greater than those listed in Table 23 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these ...
Page 58
Package Dimensions Figure 30: 48-Pin iLCC Package Outline Drawing D SEATING PLANE A 7.70 0.70 47X 0.80 TYP 48 1 48X 0.40 7.70 3. 4.50 3.85 10.000 ±0.075 SUBSTRATE MATERIAL: PLASTIC LAMINATE MOLD COMPOUND: EPOXY NOVOLAC Notes: 1. ...
Page 59
Appendix A – Power-On and Standby Timing Figure 31: Power-On and Standby Timing Diagram Power DD_ MIN 1ms PIX, AA AA_ V PLL DD_ RESET_BAR STANDBY_BAR EXTCLK MIN 10 SYSCLK cycles ...
Page 60
Revision History Rev ...