MC9S08SH16CTL Freescale, MC9S08SH16CTL Datasheet - Page 169

no-image

MC9S08SH16CTL

Manufacturer Part Number
MC9S08SH16CTL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08SH16CTL

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
SCI/SPI
Total Internal Ram Size
1KB
# I/os (max)
23
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
16-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
TSSOP
Program Memory Type
Flash
Program Memory Size
16KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08SH16CTL
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC9S08SH16CTL
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC9S08SH16CTL
Manufacturer:
FREESCALE
Quantity:
5 000
Chapter 11
Internal Clock Source (S08ICSV2)
11.1
The internal clock source (ICS) module provides clock source choices for the MCU. The module contains
a frequency-locked loop (FLL) as a clock source that is controllable by either an internal or an external
reference clock. The module can provide this FLL clock or either of the internal or external reference
clocks as a source for the MCU system clock. There are also signals provided to control a low power
oscillator (XOSC) module to allow the use of an external crystal/resonator as the external reference clock.
Whichever clock source is chosen, it is passed through a reduced bus divider (BDIV) which allows a lower
final output clock frequency to be derived.
The bus frequency will be one-half of the ICSOUT frequency. After reset, the ICS is configured for FEI
mode and BDIV is reset to 0:1 to introduce an extra divide-by-two before ICSOUT so the bus frequency
is f
is f
11.1.1
When the internal reference is enabled in stop mode (IREFSTEN = 1), the voltage regulator must also be
enabled in stop mode by setting the LVDE and LVDSE bits in the SPMSC1 register.
Figure 11-1
Freescale Semiconductor
dco
dco_ut
/4. At POR, the TRIM and FTRIM settings are reset to 0x80 and 0 respectively so the dco frequency
. For other resets, the trim settings keep the value that was present before the reset.
Introduction
Module Configuration
shows the MC9S08SH32 block diagram with the ICS highlighted.
Refer to
distribution of clock sources throughout the MCU.
Section 1.3, “System Clock Distribution
MC9S08SH32 Series Data Sheet, Rev. 2
PRELIMINARY
NOTE
for a detailed view of the
169

Related parts for MC9S08SH16CTL