PSD834F2V10MI STMicroelectronics, PSD834F2V10MI Datasheet - Page 72

PSD834F2V10MI

Manufacturer Part Number
PSD834F2V10MI
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD834F2V10MI

Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Package Type
PQFP
Mounting
Surface Mount
Pin Count
52
Lead Free Status / RoHS Status
Compliant
PSD834F2V
Figure 35. Input to Output Disable / Enable
Table 43. CPLD Combinatorial Timing
Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD0. Decrement times by given amount.
72/95
t
t
t
t
t
t
Symbol
PD
EA
ER
ARP
ARPW
ARD
CPLD Input Pin/
Feedback to CPLD
Combinatorial Output
CPLD Input to CPLD
Output Enable
CPLD Input to CPLD
Output Disable
CPLD Register Clear
or
Preset Delay
CPLD Register Clear
or
Preset Pulse Width
CPLD Array Delay
Parameter
ENABLE/DISABLE
INPUT TO
OUTPUT
INPUT
Conditions
macrocell
Any
Min Max Min Max Min Max
25
tER
-10
40
43
43
40
25
30
-15
45
45
45
43
29
35
tEA
-20
50
50
50
48
33
Aloc
+ 4
+ 4
PT
AI02863
Turbo
+ 20
+ 20
+ 20
+ 20
+ 20
Off
Slew
rate
– 6
– 6
– 6
– 6
1
Unit
ns
ns
ns
ns
ns
ns

Related parts for PSD834F2V10MI