M66291GP#201 Renesas Electronics America, M66291GP#201 Datasheet - Page 44

IC USB CONTROLLER GEN-PUR 48LQFP

M66291GP#201

Manufacturer Part Number
M66291GP#201
Description
IC USB CONTROLLER GEN-PUR 48LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of M66291GP#201

Package / Case
48-LQFP
Mounting Type
Surface Mount
Current - Supply
30mA
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-20°C ~ 85°C
Interface
Serial
Controller Type
USB 2.0 Controller
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
ELANTEC
Quantity:
2 224
Company:
Part Number:
M66291GP#201M66291GP
Quantity:
1 194
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M66291GP#201M66291GP#RB0S
Manufacturer:
Renesas
Quantity:
4 000
M 6 6 2 9 1 G P / H P
2.21 EP0 Packet Size Register
R e v 1 . 0 1
(1) EP0_MXPS (Maximum Packet Size) Bits (b6~b0)
b15
15~7
EP0 Packet Size Register (EP0_PACKET_SIZE)
6~0
0
-
-
b
These bits set the upper limit (byte count) of the transmit/receive data for one packet transfer at data stage.
Set the value of bMaxPacketSize0 transmitted to the host.
At the time of transmitting, the data equivalent to the size set by these bits is read from the buffer for
transmission. In case the buffer does not have the data equivalent to the size set by these bits, the data is
transmitted as the short packet.
At the time of receiving, the data equivalent to the size set by these bits is written to the buffer. If the received
packet data is larger than the size set by these bits, the following bits are set to "1":
2 0 0 4 . 1 1 . 0 1
Note:
Reserved. Set it to “0”.
EP0_MXPS
Maximum Packet Size
14
0
-
-
Set these bits after setting the response PID to NAK (EP0_PID bits = “00”).
The EPB_EMP_OVR bit.
(buffer empty/Size over error interrupt occurs when the EPB_EMPE bit is set to “1”.)
The CTRT bit when the SERR bit is set to “1”.
(control transfer stage transition interrupt occurs.)
13
0
-
-
p a g e 4 4 o f 1 2 2
12
0
-
-
Bit name
11
0
-
-
10
0
-
-
9
0
-
-
Upper limit of the transmit/receive data for one packet transfer
(Settable only 8,16,32 and 64)
8
0
-
-
7
0
-
-
6
0
-
-
Function
5
0
-
-
4
0
-
-
EP0_MXPS
3
1
-
-
2
0
-
-
<H/W reset : H'0008>
<Address : H’2A>
<USB bus reset : ->
<S/W reset : ->
1
0
-
-
R
0
b0
0
-
-
W
0

Related parts for M66291GP#201