M66291GP#201 Renesas Electronics America, M66291GP#201 Datasheet - Page 43

IC USB CONTROLLER GEN-PUR 48LQFP

M66291GP#201

Manufacturer Part Number
M66291GP#201
Description
IC USB CONTROLLER GEN-PUR 48LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of M66291GP#201

Package / Case
48-LQFP
Mounting Type
Surface Mount
Current - Supply
30mA
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-20°C ~ 85°C
Interface
Serial
Controller Type
USB 2.0 Controller
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
ELANTEC
Quantity:
2 224
Company:
Part Number:
M66291GP#201M66291GP
Quantity:
1 194
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M66291GP#201M66291GP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M66291GP#201M66291GP#RB0S
Manufacturer:
Renesas
Quantity:
4 000
M 6 6 2 9 1 G P / H P
R e v 1 . 0 1
(3) CTRW (Control Write Transfer Continuous Receive Mode) Bit (b7)
(4) Ctr_Wr_Buf_Nmb (Control Write Buffer Start Number) Bits (b5~b0)
This bit sets the receive mode at data stage of the control write transfer.
In case of unit receive mode, the receive completes after receiving one packet under the condition as follows:
The setting conditions of the IVAL bit of the EP0_FIFO Control Register change due to this bit.
These bits set the beginning? block number of the buffer to be used in control write transfer. The block number
is a number for control by dividing the FIFO buffer into 64 byte sections (Note 1).
When the mode is set to unit receive (CTRW bit = “0”), the blocks set by these bits only are used and, from the
following block, it is possible to set to the buffer of a different endpoint.
When the mode is set to continuous receive (CTRW bit = “1”), the buffer equivalent to 256 bytes is used from
the block numbers set by these bits (Note 2).
In case of continuous receive mode, the receipt completes after receiving several packets under the condition
as follows:
2 0 0 4 . 1 1 . 0 1
Note 1: The M66291 is equipped with 3 Kbytes FIFO buffer and has blocks from H’0 to H’2F.
Note 2: Make sure that several endpoints do not get overlapped in the same buffer area.
Receives a short packet.
Receives the data equivalent to the size set by the EP0 Packet Size Register.
Receives automatically the data equivalent to the size set by the EP0 Packet Size Register several
times and receives the data equivalent to 256 bytes.
Receives the short packet.
p a g e 4 3 o f 1 2 2

Related parts for M66291GP#201