FDC37B787-NS Standard Microsystems (SMSC), FDC37B787-NS Datasheet - Page 161
FDC37B787-NS
Manufacturer Part Number
FDC37B787-NS
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet
1.FDC37B787-NS.pdf
(249 pages)
Specifications of FDC37B787-NS
Pin Count
128
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FDC37B787-NS
Manufacturer:
Standard
Quantity:
36
Company:
Part Number:
FDC37B787-NS
Manufacturer:
Microsemi
Quantity:
421
Company:
Part Number:
FDC37B787-NS
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
FDC37B787-NS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
- Current page: 161 of 249
- Download datasheet (866Kb)
SMI Status Register 1 (SMI_STS1)
Register Location: <PM1_BLK>+12h System I/O Space
Default Value: 00h on Vbat POR
Attribute: Read/Write
Size: 8-bits
SMI Status Register 1
Default = 0x00
on Vbat POR
SMI Status Register 2 (SMI_STS2)
Register Location: <PM1_BLK>+13h System I/O Space
Default Value: 00h on Vbat POR
Attribute: Read/Write
Size: 8-bits
SMI Status Register
2
Default = 0x00
on Vbat POR
NAME
NAME
This register is used to read the status of the SMI inputs.
Bit[0] MINT: Mouse Interrupt. Cleared at source.
Bit[1] KINT: Keyboard Interrupt. Cleared at source.
Bit[2] IRINT: This bit is set by a transition on the IR pin (RXD2 or IRRX2 as
selected by Bit 6 of Configuration Register 0xF1 in Logical Device 5, i.e.,
after the MUX). Cleared by a read of this register.
Bit[3] BINT: Cleared by a read of this register.
Bit[4] P12: 8042 P1.2. Cleared at source
Bits[5:6] Reserved
Bit[7] SLP_EN_SMI. The SLP_EN SMI status bit. Cleared by a read of this
register. (See Sleep Enable Config Reg.)
This register is used to read the status of the SMI inputs.
The following bits must be cleared at their source.
Bit[0] Reserved
Bit[1] PINT (Parallel Port Interrupt)
Bit[2] U2INT (UART 2 Interrupt)
Bit[3] U1INT (UART 1 Interrupt)
Bit[4] FINT (Floppy Disk Controller Interrupt)
Bit[5] GPINT2 (Group Interrupt 2)
Bit[6] GPINT1 (Group Interrupt 1)
Bit[7] WDT (Watch Dog Timer)
0=no SMI due to setting SLP_EN bit
1=SMI generated due to setting SLP_EN bit.
DESCRIPTION
163
DESCRIPTION
Related parts for FDC37B787-NS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
USB CHIP
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
ULTRA FAST USB 2.0 MULTI-SLOT FLASH MEDI
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet: