MT47H32M16HR-25E:F Micron Technology Inc, MT47H32M16HR-25E:F Datasheet - Page 56
![](/photos/31/34/313419/mfg557-84-fbga_sml.jpg)
MT47H32M16HR-25E:F
Manufacturer Part Number
MT47H32M16HR-25E:F
Description
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Datasheet
1.MT47H32M16HR-25EF.pdf
(132 pages)
Specifications of MT47H32M16HR-25E:F
Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
400ps
Maximum Clock Rate
800MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
295mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H32M16HR-25E:F
Manufacturer:
ON
Quantity:
700
Part Number:
MT47H32M16HR-25E:F
Manufacturer:
MICRON
Quantity:
20 000
Input Slew Rate Derating
PDF: 09005aef82f1e6e2
512MbDDR2.pdf - Rev. R 12/10 EN
For all input signals, the total
by adding the data sheet
value, respectively. Example:
t
crossing of V
a falling signal is defined as the slew rate between the last crossing of V
first crossing of V
If the actual signal is always earlier than the nominal slew rate line between shaded
“V
(page 59)).
If the actual signal is later than the nominal slew rate line anywhere between the sha-
ded “V
AC level to DC level is used for the derating value (see Figure 23 (page 59)).
t
crossing of V
ing signal, is defined as the slew rate between the last crossing of V
crossing of V
If the actual signal is always later than the nominal slew rate line between shaded “DC
to V
(page 60)).
If the actual signal is earlier than the nominal slew rate line anywhere between shaded
“DC to V
level to V
Although the total setup time might be negative for slow slew rates (a valid input signal
will not have reached V
input signal is still required to complete the transition and reach V
For slew rates in between the values listed in Table 29 (page 57) and Table 30
(page 58), the derating values may obtained by linear interpolation.
IS, the nominal slew rate for a rising signal, is defined as the slew rate between the last
IH, the nominal slew rate for a rising signal, is defined as the slew rate between the last
REF(DC)
REF(DC)
REF(DC)
REF(DC)
REF(DC)
to AC region,” use the nominal slew rate for the derating value (Figure 22
region,” use the nominal slew rate for the derating value (Figure 24
REF(DC)
IL(DC)max
REF(DC)
to AC region,” the slew rate of a tangent line to the actual signal from the
region,” the slew rate of a tangent line to the actual signal from the DC
level is used for the derating value (Figure 25 (page 60)).
IL(AC)max
.
and the first crossing of V
and the first crossing of V
IH[AC]
t
.
IS (base) and
/V
t
56
t
IS (total setup time) =
IS (setup time) and
IL[AC]
at the time of the rising clock transition), a valid
t
Micron Technology, Inc. reserves the right to change products or specifications without notice.
IH (base) value to the Δ
512Mb: x4, x8, x16 DDR2 SDRAM
IH(AC)min
REF(DC)
t
IH (hold time) required is calculated
t
IS (base) + Δ
Input Slew Rate Derating
. Setup nominal slew rate (
.
t
IH, nominal slew rate for a fall-
© 2004 Micron Technology, Inc. All rights reserved.
t
IS and Δ
t
IS.
IH(AC)
IH(DC)min
REF(DC)
/V
t
IH derating
IL(AC)
and the first
and the
.
t
IS) for