STM8AF6246TDSSSX STMicroelectronics, STM8AF6246TDSSSX Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8AF6246TDSSSX
Manufacturer Part Number
STM8AF6246TDSSSX
Description
8 BITS MICROCONTR
Manufacturer
STMicroelectronics
Series
STM8Ar
Datasheet
1.STM8AF5289TCY.pdf
(106 pages)
Specifications of STM8AF6246TDSSSX
Core Processor
STM8A
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 150°C
Package / Case
32-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8AF6246TDSSSX
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF6246TDSSSX
Manufacturer:
ST
Quantity:
20 000
STM8AF52/62xx, STM8AF51/61xx
5.9.2
●
●
●
●
●
●
●
●
●
●
●
●
●
●
Universal asynchronous receiver/transmitter with LIN support
(LINUART)
The devices covered by this datasheet contain one LINUART interface. The interface is
available on all the supported packages. The LINUART is an asynchronous serial
High-precision baud rate generator system
–
Programmable data word length (8 or 9 bits)
Configurable stop bits: Support for 1 or 2 stop bits
LIN master mode:
–
–
Transmitter clock output for synchronous communication
Separate enable bits for transmitter and receiver
Transfer detection flags:
–
–
–
Parity control:
–
–
Four error detection flags:
–
–
–
–
Six interrupt sources with flags:
–
–
–
–
–
–
Two interrupt vectors:
–
–
Reduced power consumption mode
Wakeup from mute mode (by idle line detection or address mark detection)
Two receiver wakeup modes:
–
–
Common programmable transmit and receive baud rates up to f
LIN break and delimiter generation
LIN break and delimiter detection with separate flag and interrupt source for
readback checking.
Receive buffer full
Transmit buffer empty
End of transmission flags
Transmits parity bit
Checks parity of received data byte
Overrun error
Noise error
Frame error
Parity error
Transmit data register empty
Transmission complete
Receive data register full
Idle line received
Parity error
LIN break and delimiter detection
Transmitter interrupt
Receiver interrupt
Address bit (MSB)
Idle line
Doc ID 14395 Rev 8
Product overview
MASTER
/16
23/106