82V2044EPFG8 IDT, Integrated Device Technology Inc, 82V2044EPFG8 Datasheet - Page 27

no-image

82V2044EPFG8

Manufacturer Part Number
82V2044EPFG8
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of 82V2044EPFG8

Screening Level
Industrial
Mounting
Surface Mount
Package Type
TQFP
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Compliant
QUAD CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
3.7.4
ing channel is configured in Inband Loopback mode. In this mode, an
unframed activate/Deactivate Loopback Code is generated repeatedly in
transmit direction per ANSI T1. 403 which overwrite the transmit signals.
In receive direction, the framed or unframed code is detected per ANSI T1.
403, even in the presence of 10
(MAINT1, 0BH...) to ‘1’, the chip will establish/demolish the Remote Loop-
back based on the reception of the Activate Loopback Code/Deactivate
Loopback Code for 5.1 s. If the ARLP bit (MAINT1, 0BH...) is set to ‘0’, the
Remote Loopback can also be demolished forcedly.
3.7.4.1 Transmit Activate/Deactivate Loopback Code
defined by the TIBLB[7:0] bits (MAINT3, 0DH...). Whether the code repre-
sents an Activate Loopback Code or a Deactivate Loopback Code is judged
by the far end receiver. The length of the pattern ranges from 5 bits to 8 bits,
as selected by the TIBLB_L[1:0] bits (MAINT2, 0CH...). The pattern can be
programmed to 6-bit-long or 8-bit-long respectively by repeating itself if it
is 3-bit-long or 4-bit-long. When the PATT[1:0] bits (MAINT0, 0AH...) are
set to ‘11’, the transmission of the Activate/Deactivate Loopback Code is
initiated. If the PATT_CLK bit (MAINT0, 0AH...) is set to ‘0’ and the
PATT[1:0] bits (MAINT0, 0AH...) are set to ‘00’, the transmission of the Acti-
vate/Deactivate Loopback Code will stop.
as the receive code setting in the remote end. It is the same thing for the
other way round.
3.7.4.2 Receive Activate/Deactivate Loopback Code
RIBLBA[7:0] bits (MAINT4, 0EH...). The length of this pattern ranges from
5 bits to 8 bits, as selected by the RIBLBA_L [1:0] bits (MAINT2, 0CH...).
The pattern can be programmed to 6-bit-long or 8-bit-long respectively by
repeating itself if it is 3-bit-long or 4-bit-long.
RIBLBD[7:0] bits (MAINT5, 0FH...). The length of the receive Deactivate
Loopback Code ranges from 5 bits to 8 bits, as selected by the
RIBLBD_L[1:0] bits (MAINT2, 0CH...). The pattern can be programmed to
When PATT[1:0] bits (MAINT0, 0AH...) are set to ‘11’, the correspond-
If the Automatic Remote Loopback is enabled by setting ARLP bit
The pattern of the transmit Activate/Deactivate Loopback Code is
The local transmit activate/deactivate code setting should be the same
The pattern of the receive Activate Loopback Code is defined by the
The pattern of the receive Deactivate Loopback Code is defined by the
INBAND LOOPBACK
-2
bit error rate.
27
6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-
bit-long.
for more than 30 ms (in E1 mode) / 40 ms (in T1/J1 mode), the IBLBA_S
bit (STAT0, 14H...) will be set to ‘1’ to declare the reception of the Activate
Loopback Code.
data for more than 30 ms (In E1 mode) / 40 ms (In T1/J1 mode), the IBLBD_S
bit (STAT0, 14H...) will be set to ‘1’ to declare the reception of the Deactivate
Loopback Code.
transition of the IBLBA_S bit will generate an interrupt and set the IBLBA_IS
bit (INTS0, 16H...) to ‘1’. When the IBLBA_IES bit is set to ‘1’, any changes
of the IBLBA_S bit will generate an interrupt and set the IBLBA_IS bit
(INTS0, 16H...) to ‘1’. The IBLBA_IS bit will be reset to ‘0’ after being read.
transition of the IBLBD_S bit will generate an interrupt and set the IBLBD_IS
bit (INTS0, 16H...) to ‘1’. When the IBLBD_IES bit is set to ‘1’, any changes
of the IBLBD_S bit will generate an interrupt and set the IBLBD_IS bit
(INTS0, 16H...) to ‘1’. The IBLBD_IS bit will be reset to ‘0’ after being read.
3.7.4.3 Automatic Remote Loopback
nel is configured into the Automatic Remote Loopback mode. In this mode,
if the Activate Loopback Code has been detected in the receive data for
more than 5.1 s, the Remote Loopback (shown as Figure-16) will be estab-
lished automatically, and the RLP_S bit (STAT1, 15H...) will be set to ‘1’ to
indicate the establishment of the Remote Loopback. The IBLBA_S bit
(STAT0, 14H...) is set to ‘1’ to generate an interrupt. In this case, the Remote
Loopback mode will still be kept even if the receiver stop receiving the Acti-
vate Loopback Code.
for more than 5.1 s, the Remote Loopback will be demolished automatically,
and the RLP_S bit (STAT1, 15H...) will set to ‘0’ to indicate the demolish-
ment of the Remote Loopback. The IBLBD_S bit (STAT0, 14H...) is set to
‘1’ to generate an interrupt.
ARLP bit (MAINT1, 0BH...) to ‘0’.
After the Activate Loopback Code has been detected in the receive data
After the Deactivate Loopback Code has been detected in the receive
When the IBLBA_IES bit (INTES, 13H...) is set to ‘0’, only the ‘0’ to ‘1’
When the IBLBD_IES bit (INTES, 13H...) is set to ‘0’, only the ‘0’ to ‘1’
When ARLP bit (MAINT1, 0BH...) is set to ‘1’, the corresponding chan-
If the Deactivate Loopback Code has been detected in the receive data
The Remote Loopback can also be demolished forcedly by setting
TEMPERATURE RANGES
INDUSTRIAL

Related parts for 82V2044EPFG8