XC6SLX25-2FGG484C Xilinx Inc, XC6SLX25-2FGG484C Datasheet - Page 48

no-image

XC6SLX25-2FGG484C

Manufacturer Part Number
XC6SLX25-2FGG484C
Description
FPGA Spartan®-6 Family 24051 Cells 45nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan® 6 LXr

Specifications of XC6SLX25-2FGG484C

Package
484FBGA
Family Name
Spartan®-6
Device Logic Cells
24051
Device Logic Units
15000
Number Of Registers
30064
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
266
Ram Bits
958464
Number Of Logic Elements/cells
24051
Number Of Labs/clbs
1879
Total Ram Bits
958464
Number Of I /o
266
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-BBGA
No. Of Logic Blocks
3758
No. Of Macrocells
24051
Family Type
Spartan-6
No. Of Speed Grades
2
No. Of I/o's
266
Clock Management
DCM, PLL
Core Supply Voltage Range
1.14V
Rohs Compliant
Yes
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC6SLX25-2FGG484C
Manufacturer:
ON
Quantity:
1 100
Part Number:
XC6SLX25-2FGG484C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC6SLX25-2FGG484C
Manufacturer:
XILINX
0
Part Number:
XC6SLX25-2FGG484C
Manufacturer:
ALTERA
0
Part Number:
XC6SLX25-2FGG484C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC6SLX25-2FGG484C
0
Company:
Part Number:
XC6SLX25-2FGG484C
Quantity:
1 800
Clock Buffers and Networks
Table 47: Global Clock Switching Characteristics
Table 48: Input/Output Clock Switching Characteristics (BUFIO2)
Table 49: Input/Output Clock Switching Characteristics (BUFPLL)
DS162 (v2.0) March 31, 2011
Preliminary Product Specification
T
T
Maximum Frequency
F
T
Maximum Frequency
F
Maximum Frequency
F
GSI
GIO
MAX
BUFCKO_O
MAX
MAX
Symbol
Symbol
Symbol
Clock to out delay from I to O
I/O clock tree (BUFIO2)
BUFPLL clock tree (BUFPLL)
S pin Setup to I0/I1 inputs
BUFGMUX delay from I0/I1 to O
Global clock tree (BUFG)
Description
Description
Description
www.xilinx.com
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
LX Family
LXT Family
LX Family
LXT Family
LX Family
LXT Family
LXT Family
LX Family
LXT Family
LX Family
LXT Family
LX Family
Devices
Devices
Devices
1080
1080
0.25
0.25
0.21
0.21
0.67
0.67
400
400
540
540
-3
-3
-3
Speed Grade
Speed Grade
1050
1050
Speed Grade
0.31
0.31
0.21
0.21
0.82
0.82
-3N
400
400
-3N
525
525
-3N
1.09
1.09
0.48
0.48
0.21
0.21
500
500
950
950
375
375
-2
-2
-2
0.48
0.21
1.50
N/A
N/A
250
N/A
N/A
300
N/A
500
N/A
-1L
-1L
-1L
Units
Units
Units
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
48

Related parts for XC6SLX25-2FGG484C