XC3SD1800A-4FG676I Xilinx Inc, XC3SD1800A-4FG676I Datasheet - Page 57

FPGA Spartan®-3A Family 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676-Pin FBGA

XC3SD1800A-4FG676I

Manufacturer Part Number
XC3SD1800A-4FG676I
Description
FPGA Spartan®-3A Family 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3A DSPr

Specifications of XC3SD1800A-4FG676I

Package
676FBGA
Family Name
Spartan®-3A
Device Logic Units
37440
Device System Gates
1800000
Maximum Internal Frequency
667 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
519
Ram Bits
1548288
Number Of Logic Elements/cells
37440
Number Of Labs/clbs
4160
Total Ram Bits
1548288
Number Of I /o
519
Number Of Gates
1800000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
676-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
122-1574 - KIT DEVELOPMENT SPARTAN 3ADSP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
XILINX
0
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Table 53: Configuration Timing Requirements for Attached SPI Serial Flash
DS610 (v3.0) October 4, 2010
Product Specification
Notes:
1.
2.
T
T
T
T
f
C
CCS
DSU
DH
V
Symbol
or f
These requirements are for successful FPGA configuration in SPI mode, where the FPGA generates the CCLK signal. The
post-configuration timing can be different to support the specific needs of the application loaded into the FPGA.
Subtract additional printed circuit board routing delay as required by the application.
R
SPI serial Flash PROM chip-select time
SPI serial Flash PROM data input setup time
SPI serial Flash PROM data input hold time
SPI serial Flash PROM data clock-to-output time
Maximum SPI serial Flash PROM clock frequency (also depends on
specific read command used)
Description
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
www.xilinx.com
T
T
T
CCS
DSU
V
T
f
C
DH
Requirement
T
MCCLn
-------------------------------- -
T
T
T
CCLKn min
MCCL1
MCCL1
T
MCCH1
1
(
T
DCC
T
T
)
CCO
CCO
Units
MHz
ns
ns
ns
ns
57

Related parts for XC3SD1800A-4FG676I