XC3SD1800A-4FG676I Xilinx Inc, XC3SD1800A-4FG676I Datasheet - Page 25

FPGA Spartan®-3A Family 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676-Pin FBGA

XC3SD1800A-4FG676I

Manufacturer Part Number
XC3SD1800A-4FG676I
Description
FPGA Spartan®-3A Family 1.8M Gates 37440 Cells 667MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3A DSPr

Specifications of XC3SD1800A-4FG676I

Package
676FBGA
Family Name
Spartan®-3A
Device Logic Units
37440
Device System Gates
1800000
Maximum Internal Frequency
667 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
519
Ram Bits
1548288
Number Of Logic Elements/cells
37440
Number Of Labs/clbs
4160
Total Ram Bits
1548288
Number Of I /o
519
Number Of Gates
1800000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
676-BBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
122-1574 - KIT DEVELOPMENT SPARTAN 3ADSP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
XILINX
0
Part Number:
XC3SD1800A-4FG676I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Table 21: Propagation Times for the IOB Input Path (Cont’d)
DS610 (v3.0) October 4, 2010
Product Specification
Notes:
1.
2.
Symbol
T
T
IOPLID
IOPLI
The numbers in this table are tested using the methodology presented in
Table 7
This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is
true, add the appropriate Input adjustment from
The time it takes for data to travel from
the Input pin through the IFF latch to the
I output with no input delay programmed
The time it takes for data to travel from
the Input pin through the IFF latch to the
I output with the input delay programmed
and
Table
10.
Description
Table
LVCMOS25
LVCMOS25
Conditions
22.
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
www.xilinx.com
(2)
(2)
Table 26
DELAY_VALUE
and are based on the operating conditions set forth in
0
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
XC3SD1800A
XC3SD3400A
XC3SD1800A
XC3SD3400A
Device
Max
1.79
1.65
2.23
2.81
3.39
3.89
3.83
4.61
5.40
5.93
2.21
2.71
3.58
4.15
4.03
4.57
5.34
5.84
-5
Speed
Grade
Max
2.04
2.11
2.47
3.06
3.86
4.43
4.39
5.32
6.24
6.86
2.67
3.25
4.04
4.62
4.49
5.31
6.18
6.78
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
25

Related parts for XC3SD1800A-4FG676I