P89CV51RC2FA NXP Semiconductors, P89CV51RC2FA Datasheet - Page 53

• Manufacturer Part Number: P89CV51RC2FA
• Description: MCU 8-Bit 89C 80C51 CISC 32KB Flash 5V 44-Pin PLCC Tube
• Manufacturer: NXP Semiconductors

Specifications of P89CV51RC2FA

• Package: 44PLCC
• Device Core: 80C51
• Family Name: 89C
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 32
• Interface Type: SPI/UART
• Number Of Timers: 3
• Ram Size: 1 KB
• Program Memory Size: 32 KB
• Program Memory Type: Flash
• Operating Temperature: -40 to 85 °C

NXP Semiconductors
Table 41.
P89CV51RB2_RC2_RD2_3
Product data sheet
Description
External
Interrupt 0
T0
External
Interrupt 1
T1
UART
SPI
PCA
T2
Interrupt polling sequence
6.10 Security bits
6.11 Interrupt priority and polling sequence
Interrupt flag
IE0
TF0
IE1
TF1
TI/RI
SPIF
CF/CCFn
TF2, EXF2
The security bits protect against software piracy and prevent the contents of the flash from
being read by unauthorized parties in Parallel programmer mode and ISP mode. Since the
end application might need to erase pages and read from the code memory, the security
bits have no effect in IAP mode. However, the security bits’ programmed/erased state may
be read using IAP function calls allowing the end-user code to limit access, if desired. The
security bits and their effects are shown in
Note: On this device, MOVC instructions executed from external code memory are
prevented from fetching code bytes from internal code memory.
Table 40.
The device supports eight interrupt sources under a four-level priority scheme.
summarizes the polling sequence of the supported interrupts. Note that the SPI serial
interface and the UART share the same interrupt vector; see
Security bit
1
2
3
Vector address Interrupt
0003H
000BH
0013H
001BH
0023H
0023H
0033H
003BH
Security bit functions
Description
Write protect. When programmed, prohibits further erasing or
programming, except to program other security bits or a chip erase.
Read protect. When programmed, inhibits reading of user code memory.
External execution inhibit. When programmed, prevents any execution of
instructions from external code memory.
Rev. 03 — 25 August 2009
enable
EX0
ET0
EX1
ET1
ES
ES
EC
ET2
P89CV51RB2/RC2/RD2
Interrupt
priority
PX0/PX0H
PT0/PT0H
PX1/PX1H
PT1/PT1H
PS/PSH
PS/PSH
PPC/PPCH
PT2/PT2H
Table
40.
Service
priority
1 (highest)
2
3
4
5
5
7
6
Figure
80C51 with 1 kB RAM, SPI
25.
© NXP B.V. 2009. All rights reserved.
Wake-up
Power-down
yes
no
yes
no
no
no
no
no
Table 41
53 of 76