N25Q128A13BSF40G NUMONYX, N25Q128A13BSF40G Datasheet - Page 43

• Manufacturer Part Number: N25Q128A13BSF40G
• Description: SERIAL NOR
• Manufacturer: NUMONYX

6.4.3
Note:
6.4.4
6.4.5
Please note that in case both QIO-SPI and DIO-SPI are enabled (both bit 7 and bit 6 of the
VECR are set to 0), the memory will work in QIO-SPI.
Reset/Hold disable VECR<4>
The Hold (RESET) disable bit can be used to disable the Hold (Reset) functionality of the
Hold (Reset) / DQ3 pin right after the Write Volatile Enhanced Configuration Register
(WVECR) instruction. This feature can be useful to avoid accidental Hold or Reset condition
entries in applications that never require the Hold (Reset) functionality. If this bit is set to 0
the Hold (Reset) functionality is disabled, it is possible to enable it back by setting this bit to
1.
Please note that after the next power on the Hold (Reset) functionality will be enabled again
unless the bit 4 of the Non Volatile Configuration Register is set to 0.
Reset functionality is available instead of Hold in devices with a dedicated part number. See
Section 16: Ordering
Accelerator pin enable: QIO-SPI protocol / QIFP/QIEFP VECR<3>
The bit 3 of the Volatile Enhanced Configuration Register determine whether is possible or
not to use the Vpp accelerating voltage to speed up internal modify operation with Quad
program and erase instructions (both in Extended or QIO-SPI protocols).
If we want to use the Vpp voltage with Quad I/O modify instructions, we must set previously
this bit to 0 (his default value is 1, in this case the Vpp pin functionality is disabled in all
Quad I/O operations: both in Extended SPI and QIO-SPI protocols).
If the Volatile Enhanced Configuration Register bit 3 is set to 0, using the QIO-SPI protocol,
after a Quad Command Page Program instruction or an Erase instruction is received (with
all input data in the Program case) and the memory is de-selected, the protocol temporarily
switches to Extended SPI protocol until Vpp passes from Vpph to normal I/O value (this
transition is mandatory to come back to QIO-SPI protocol), to enable the possibility to
perform polling instructions (to check if the internal modify cycle is finished by means of the
WIP bit of the Status Register or of the Program/Erase controller bit of the Flag Status
register) or Program/Erase Suspend instruction even if the DQ2 pin is temporarily used in
his Vpp functionality.
If the Volatile Enhanced Configuration Register bit 3 is set to 0, after any quad modify
instruction (both in Extended SPI protocol and QIO-SPI protocol) there is a maximum
allowed time-out of 200ms after the last instruction input is received and the memory is de-
selected to raise the Vpp signal to Vpph, otherwise the modify instruction start at normal
speed, without the Vpph enhancement, and a flag error appears on Flag Status Register bit
3.
Output Driver Strength VECR<2:0>
The bits from 2 to 0 of the VECR set the value of the output driver strength, enabling to
optimize the impedance at Vcc/2 output voltage for the specific application as described in
Table 6.: Volatile Enhanced Configuration
The default values of Output Driver Strength is set by the dedicated bits of the Non Volatile
Configuration Register (NVCR), the parts are delivered with the output impedance at Vcc/2
equal to 30 Ohms.
information.
Register.
43/180