EPM1270GT144I5N Altera, EPM1270GT144I5N Datasheet - Page 10

• Manufacturer Part Number: EPM1270GT144I5N
• Description: MAX II
• Manufacturer: Altera

Specifications of EPM1270GT144I5N

• Family Name: MAX II
• Memory Type: Flash
• # Macrocells: 980
• Frequency (max): 1.8797GHz
• Propagation Delay Time: 10ns
• Number Of Logic Blocks/elements: 127
• # I/os (max): 116
• Operating Supply Voltage (typ): 1.8V
• In System Programmable: Yes
• Operating Supply Voltage (min): 1.71V
• Operating Supply Voltage (max): 1.89V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: TQFP
• Lead Free Status / Rohs Status: Compliant

2–2
Figure 2–1. MAX II Device Block Diagram
MAX II Device Handbook
f
MultiTrack
Interconnect
IOE
IOE
IOE
IOE
Figure 2–1
Each MAX II device contains a flash memory block within its floorplan. On the
EPM240 device, this block is located on the left side of the device. On the EPM570,
EPM1270, and EPM2210 devices, the flash memory block is located on the bottom-left
area of the device. The majority of this flash memory storage is partitioned as the
dedicated configuration flash memory (CFM) block. The CFM block provides the non-
volatile storage for all of the SRAM configuration information. The CFM
automatically downloads and configures the logic and I/O at power-up, providing
instant-on operation.
For more information about configuration upon power-up, refer to the
and Power-On Reset in MAX II Devices
A portion of the flash memory within the MAX II device is partitioned into a small
block for user data. This user flash memory (UFM) block provides 8,192 bits of
general-purpose user storage. The UFM provides programmable port connections to
the logic array for reading and writing. There are three LAB rows adjacent to this
block, with column numbers varying by device.
Table 2–1
number of LAB rows and columns adjacent to the flash memory area in the EPM570,
EPM1270, and EPM2210 devices. The long LAB rows are full LAB rows that extend
from one side of row I/O blocks to the other. The short LAB rows are adjacent to the
UFM block; their length is shown as width in LAB columns.
IOE
shows the number of LAB rows and columns in each device, as well as the
shows a functional block diagram of the MAX II device.
Element
Element
Element
Element
Logic
Logic
Logic
Logic
IOE
Interconnect
MultiTrack
IOE
Element
Element
Element
Element
Logic
Logic
Logic
Logic
IOE
chapter in the MAX II Device Handbook.
IOE
Element
Element
Element
Element
Logic
Logic
Logic
Logic
IOE
© October 2008 Altera Corporation
Chapter 2: MAX II Architecture
Logic Array
BLock (LAB)
Functional Description
Hot Socketing