ADV7393-DBRDZ Analog Devices Inc, ADV7393-DBRDZ Datasheet - Page 84

no-image

ADV7393-DBRDZ

Manufacturer Part Number
ADV7393-DBRDZ
Description
EVALUATION BOARD I.C.
Manufacturer
Analog Devices Inc
Series
Advantiv®r
Datasheet

Specifications of ADV7393-DBRDZ

Design Resources
Reconstruction Video Filter Using ADA4430-1 Amplifier After ADV7393 Video Encoder (CN0101)
Main Purpose
Video, Video Encoder
Utilized Ic / Part
ADV7393
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ADV7390/ADV7391/ADV7392/ADV7393
Mode 3—Master/Slave Option (Subaddress 0x8A = X X X X X 1 1 0 or X X X X X 1 1 1)
In this mode, the ADV739x accepts or generates horizontal synchronization and odd/even field signals. When HSYNC is high, a
transition of the field input indicates a new frame, that is, vertical retrace. The ADV739x automatically blanks all normally blank lines as
required by the CCIR-624 standard. HSYNC and VSYNC are output in master mode and input in slave mode on the HSYNC and VSYNC
pins, respectively.
HSYNC
HSYNC
FIELD
FIELD
HSYNC
HSYNC
FIELD
FIELD
260
522
HSYNC
VSYNC
DISPLAY
PIXEL
DATA
622
309
DISPLAY
DISPLAY
DISPLAY
523
261
623
310
524
262
624
311
EVEN FIELD
EVEN FIELD
263
525
Figure 117. SD Timing Mode 2, Odd-to-Even Field Transition (Master/Slave)
625
312
264
ODD FIELD
1
ODD FIELD
ODD FIELD
EVEN FIELD
265
313
2
1
EVEN FIELD
266
3
NTSC = 122 × CLOCK/2
314
PAL = 132 × CLOCK/2
2
Figure 118. SD Timing Mode 3, NTSC
Figure 119. SD Timing Mode 3, PAL
ODD FIELD
267
4
315
3
Rev. B | Page 84 of 108
268
5
VERTICAL BLANK
VERTICAL BLANK
316
4
VERTICAL BLANK
VERTICAL BLANK
269
6
NTSC = 858 × CLOCK/2
PAL = 864 × CLOCK/2
317
5
270
7
Cb
318
271
6
8
Y
272
319
7
9
Cr
273
10
320
Y
274
11
Cb
21
22
334
283
20
DISPLAY
335
23
284
21
DISPLAY
DISPLAY
336
285
DISPLAY
22

Related parts for ADV7393-DBRDZ