PN5120A0HN1/C2,151 NXP Semiconductors, PN5120A0HN1/C2,151 Datasheet - Page 75

• Manufacturer Part Number: PN5120A0HN1/C2,151
• Description: IC TRANSMISSION MOD 32-HVQFN
• Manufacturer: NXP Semiconductors

Specifications of PN5120A0HN1/C2,151

• Rf Type: Read / Write
• Frequency: 13.56MHz
• Features: ISO14443-A, ISO14443-B
• Package / Case: 32-VFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
111334
Product data sheet
Fig 24. I
2
C HS mode protocol switch
10.4.10 High speed transfer
10.4.11 Serial data transfer format in HS mode
10.4.9 HS mode
In High-speed mode (HS mode) the device can transfer information at data rates of up to
3.4 Mbit, it remains fully downward compatible with Fast- or Standard mode (F/S mode)
for bi-directional communication in a mixed-speed bus system.
To achieve a data rates of up to 3.4 Mbit the following improvements have been made to
the regular I
Serial data transfer format in HS mode meets the Standard mode I
HS mode can only commence after the following conditions (all of which are in F/S mode):
The active master then sends a repeated START condition (Sr) followed by a 7-bit slave
address with a R/W bit address, and receives an acknowledge bit (A) from the selected
PN512.
Data transfer continues in HS mode after the next repeated START (Sr), and only
switches back to F/S mode after a STOP condition (P). To reduce overhead in the master
code, it is possible that a master links a number of HS mode transfers, separated by
repeated START conditions (Sr).
1. START condition (S)
2. 8-bit master code (00001XXX)
3. Not-acknowledge bit (A)
•
•
The inputs of the device in HS mode incorporates spike suppression and a
Schmitt-trigger at the SDA and SCL inputs with different timing constants compared to
F/S mode.
The output buffers of the device in HS mode incorporates slope control of the falling
edges of the SDA and SCL signals with different fall time compared to F/S mode.
2
C-bus behavior.
Rev. 3.4 — 8 September 2009
Transmission Module
2
C-bus specification.
© NXP B.V. 2010. All rights reserved.
PN512
75 of 131
PUBLIC