LFXP2-8E-7FT256C Lattice, LFXP2-8E-7FT256C Datasheet - Page 9
![FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd](/photos/16/15/161505/landingpagelatticexp2_sml.jpg)
LFXP2-8E-7FT256C
Manufacturer Part Number
LFXP2-8E-7FT256C
Description
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -7 Spd
Manufacturer
Lattice
Datasheet
1.LFXP2-8E-5FTN256I.pdf
(341 pages)
Specifications of LFXP2-8E-7FT256C
Number Of Macrocells
8000
Number Of Programmable I/os
201
Data Ram Size
226304
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-8E-7FT256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 9 of 341
- Download datasheet (10Mb)
Lattice Semiconductor
LatticeXP2 Configuration Encryption and Security Usage Guide
ispJTAG Pins ................................................................................................................................................... 14-8
Configuration Modes and Options.................................................................................................................... 14-9
Wake Up Options ........................................................................................................................................... 14-11
Software Selectable Options.......................................................................................................................... 14-12
One Time Programmable Fuse...................................................................................................................... 14-14
User GOE....................................................................................................................................................... 14-14
Tag Memory ................................................................................................................................................... 14-15
User Flash...................................................................................................................................................... 14-16
Technical Support Assistance........................................................................................................................ 14-17
Revision History ............................................................................................................................................. 14-17
Introduction ...................................................................................................................................................... 15-1
Encryption/Decryption Flow ............................................................................................................................. 15-1
Encrypting the JEDEC File............................................................................................................................... 15-1
Security Bit for the Configuration and User Flash (CONFIG_SECURE).......................................................... 15-6
Advanced Security Settings ............................................................................................................................. 15-6
One-Time Programmable (OTP) or Permanent Lock ...................................................................................... 15-6
Flash Protect .................................................................................................................................................... 15-7
Encryption ........................................................................................................................................................ 15-8
Usercode in Encrypted Files ............................................................................................................................ 15-8
Decryption Flow ............................................................................................................................................... 15-8
Verifying a Configuration.................................................................................................................................. 15-9
References....................................................................................................................................................... 15-9
Technical Support Assistance.......................................................................................................................... 15-9
Revision History ............................................................................................................................................... 15-9
SRAM...................................................................................................................................................... 14-7
Flash Background ................................................................................................................................... 14-7
TDO......................................................................................................................................................... 14-8
TDI .......................................................................................................................................................... 14-8
TMS......................................................................................................................................................... 14-8
TCK ......................................................................................................................................................... 14-8
VCCJ....................................................................................................................................................... 14-8
Configuration and JTAG Voltage Levels ................................................................................................. 14-8
Configuration Options ............................................................................................................................. 14-9
Slave SPI Mode ...................................................................................................................................... 14-9
Master SPI Mode .................................................................................................................................. 14-10
Self Download Mode ............................................................................................................................. 14-10
ispJTAG Mode ...................................................................................................................................... 14-10
Wake Up Sequence .............................................................................................................................. 14-11
Slave SPI Port....................................................................................................................................... 14-12
Master SPI Port..................................................................................................................................... 14-13
Configuration Mode............................................................................................................................... 14-13
DONE Open Drain ................................................................................................................................ 14-13
DONE External...................................................................................................................................... 14-13
Master Clock Selection ......................................................................................................................... 14-13
Security ................................................................................................................................................. 14-14
Wake Up Sequence .............................................................................................................................. 14-14
Wake On Lock Selection....................................................................................................................... 14-14
Power Save........................................................................................................................................... 14-14
Slave SPI Mode Operation.................................................................................................................... 14-16
ispLEVER Flow ....................................................................................................................................... 15-2
ispVM Flow.............................................................................................................................................. 15-2
Programming the Key into the Device..................................................................................................... 15-4
Changing Flash Protect........................................................................................................................... 15-7
8
LatticeXP2 Family Handbook
Table of Contents
Related parts for LFXP2-8E-7FT256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP2-8E-5FTN256I](/photos/16/14/161486/bga256_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 8K LUTs 201 I/O Inst on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5FTN256C](/photos/16/15/161505/landingpagelatticexp2_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5TN144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 8K LUTs 100 I/O Inst on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5TN144C](/photos/16/15/161505/landingpagelatticexp2_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 8K LUTs 100I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5QN208C](/photos/19/3/190392/4582503_tmb.jpg)
Part Number:
Description:
IC, LATTICEXP2 FPGA, 435MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP2-8E-7TN144C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP2 Family 8000 Cells Flash Technology 1.2V 144-Pin TQFP
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP2-8E-6QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 8KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-6TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 8KLUTS 100I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-6MN132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 8KLUTS 86I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5MN132I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 8KLUTS 86I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5QN208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 8KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-6FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 8KLUTS 201I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5MG132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 8KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5M132I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 8KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-8E-5FT256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 8KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet: