A40MX04-PLG44 Actel, A40MX04-PLG44 Datasheet - Page 122
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
A40MX04-PLG44
Manufacturer Part Number
A40MX04-PLG44
Description
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer
Actel
Datasheet
1.A40MX04-PLG44.pdf
(124 pages)
Specifications of A40MX04-PLG44
Processor Series
A40MX04
Core
IP Core
Number Of Macrocells
547
Maximum Operating Frequency
250 MHz
Number Of Programmable I/os
69
Delay Time
5.6 ns
Supply Voltage (max)
5.5 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
3 V
Number Of Gates
6000
Package / Case
PLCC-44
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A40MX04-PLG44I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Datasheet Categories
In order to provide the latest information to designers, some datasheets are published before data has been fully
characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet
Supplement." The definitions of these categories are as follows:
Product Brief
The product brief is a summarized version of a datasheet (advanced or production) containing general product
information. This brief gives an overview of specific device and family information.
Advanced
This datasheet version contains initial estimated information based on simulation, other products, devices, or speed
grades. This information can be used as estimates, but not for production.
Unmarked (production)
This datasheet version contains information that is considered to be final.
Datasheet Supplement
The datasheet supplement gives specific device information for a derivative family that differs from the general family
datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and
for specifications that do not differ between the two families.
3 -2
Previous version
FPGA Families 40MX and 42MX
(continued)
v4.0.1
v5.0
5.1
Changes in current version (v 6. 1 )
In the
Pin 64 (42MX09 and 42MX16) has changed to LP
In the
Pin 61 (42MX09, 42MX16, and 42MX64) has changed to LP
In the
Pin 129 (42MX09, 42MX16, and 42MX64) has changed to LP
Pin 198 (42MX09) has changed to I/O
The n the
Pin 91 (42MX36) has changed to LP
In the
Pin 62 (42MX09 and 42MX16) has changed to LP
In the
Pin 109 (42MX09 and 42MX16) has changed to LP
In the
Pin K20 (42MX36) has changed to LP
The
Footnote 8 in the
Footnote 8 in the
Because the changes in this data sheet are extensive and technical in nature, this should be viewed
as a new document. Please read it as you would a data sheet that is published for the first time.
Note that the “Package Characteristics and Mechanical Drawings” section has been eliminated
from the data sheet. The mechanical drawings are now contained in a separate document,
“Package Characteristics and Mechanical Drawings,” available on the Actel web site.
"Low Power Mode" section
100-Pin PQFP
160-Pin PQFP
208-Pin PQFP
100-Pin VQFP Package
176-Pin TQFP
272-Pin PBGA
240-Pin PQFP
Table 9 • 5V TTL Electrical Specifications
Table 13 • 3.3V LVTTL Electrical Specifications
table, the following pins changed:
table, the following pins changed:
table, the following pins changed:
table, the following pins changed:
table, the following pins changed:
table, the following pins changed:
table, the following pins changed:
was updated.
v6.1
was updated.
was updated.
Page
2-7
2-10
2-14
2-18
2-23
2-25
2-35
1-7
1-15
1-17
ALL