CSM56F801SLK Freescale Semiconductor, CSM56F801SLK Datasheet - Page 4

• Manufacturer Part Number: CSM56F801SLK
• Description: KIT LEARNING DSP 16BIT CSM56F801
• Manufacturer: Freescale Semiconductor

Specifications of CSM56F801SLK

• Processor To Be Evaluated: DSP56F801
• Data Bus Width: 16 bit
• Interface Type: RS-232
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

D O C - 0 3 3 4 - 0 1 0 ,
CSM-56F801
The CSM-56F801 is an evaluation or demonstration board for the DSP56F801 digital signal
processor. The included wall plug, DB9 serial cable, sample software tools, examples, and
debug monitor make application development quick and easy. A JTAG port is provided for
development tool application and is compatible with JTAG interface cables and software. A
40-pin MPU I/O connector allows connecting the CSM-56F801 module to an expanded
evaluation environment.
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
Specifications:
Module Size 2.2” x 1.6”
Power Input: +9VDC @ 200 mA typical, +4 to +16VDC range
DSP56F801 DSP, 48 LQFP
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
40 pin connector provides access to MPU I/O signals
Power Input Selection Jumper
Regulated +3.3V power supply
Optional power input from MPU I/O Port connector
Optional power output through MPU I/O Port connector
Optional Ceramic Resonator
RS-232 Serial Port w/ DB9 Connector
User Components Provided
•
•
Jumpers
•
•
Connectors
•
•
•
•
Supplied with DB9 Serial Cable, Documentation (CD), Manual, and Wall plug type power supply.
40 MIPS
16K Byte Data Flash
4K Byte Program Flash
2K Byte Boot Flash
2K Byte Data RAM
2K Byte Program RAM
Low-Voltage Interrupt
Internal Relaxation Oscillator
2 General Purpose Quad Timers
11 I/O Lines
Embedded PLL
SCI and SPI Ports
JTAG/OnCE Port
Two 4-Ch, 12-bit ADC
6-Ch, 15-bit Edge- or Center-Aligned PWM
3 Push Button Switches: 2 User, RESET
3 LED Indicators: 2 User, VDD
Disable User Functions
Power Select
40-pin Connector
2.0mm Barrel Connector Power Input
JTAG Connector
DB9 Communications Connector
R E V
D
Freescale Semiconductor, Inc.
4
D E C E M B E R
2 ,
2 0 0 5