ADM1062ASUZ Analog Devices Inc, ADM1062ASUZ Datasheet

IC SUPERVISOR/SEQUENCER 48-TQFP

ADM1062ASUZ

Manufacturer Part Number
ADM1062ASUZ
Description
IC SUPERVISOR/SEQUENCER 48-TQFP
Manufacturer
Analog Devices Inc
Type
Sequencerr
Datasheet

Specifications of ADM1062ASUZ

Number Of Voltages Monitored
10
Output
Programmable
Voltage - Threshold
Adjustable/Selectable
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TQFP, 48-VQFP
For Use With
EVAL-ADM1062TQEBZ - BOARD EVALUATION FOR ADM1062TQEVAL-ADM1062LFEBZ - BOARD EVALUATION FOR ADM1062LF
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Reset
-
Reset Timeout
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM1062ASUZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADM1062ASUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADM1062ASUZ-REEL7
Manufacturer:
Analog Devices Inc
Quantity:
10 000
FEATURES
Complete supervisory and sequencing solution for up to
10 supply fault detectors enable supervision of supplies to
5 selectable input attenuators allow supervision of supplies to
5 dual-function inputs, VX1 to VX5 (VXx)
10 programmable driver outputs, PDO1 to PDO10 (PDOx)
Sequencing engine (SE) implements state machine control of
Complete voltage margining solution for 6 voltage rails
6 voltage output, 8-bit DACs (0.300 V to 1.551 V) allow voltage
12-bit ADC for readback of all supervised voltages
Internal and external temperature sensors
Reference input (REFIN) has 2 input options
Driven directly from 2.048 V (±0.25%) REFOUT pin
More accurate external reference for improved
Device powered by the highest of VPx, VH for improved
User EEPROM: 256 bytes
Industry-standard 2-wire bus interface (SMBus)
Guaranteed PDO low with VH, VPx = 1.2 V
Available in 40-lead, 6 mm × 6 mm LFCSP and
For more information about the ADM1062 register map,
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
10 supplies
14.4 V on VH
PDO outputs
adjustment via dc-to-dc converter trim/feedback node
ADC performance
redundancy
48-lead, 7 mm × 7 mm TQFP packages
refer to the AN-698 Application Note at www.analog.com.
<0.5% accuracy at all voltages at 25°C
<1.0% accuracy across all voltages and temperatures
6 V on VP1 to VP4 (VPx)
High impedance input to supply fault detector with
General-purpose logic input
Open-collector with external pull-up
Push/pull output, driven to VDDCAP or VPx
Open collector with weak pull-up to VDDCAP or VPx
Internally charge-pumped high drive for use with external
thresholds between 0.573 V and 1.375 V
N-FET (PDO1 to PDO6 only)
State changes conditional on input events
Enables complex control of boards
Power-up and power-down sequence control
Fault event handling
Interrupt generation on warnings
Watchdog function can be integrated in SE
Program software control of sequencing through SMBus
Super Sequencer with Margining Control
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
AGND
APPLICATIONS
Central office systems
Servers/routers
Multivoltage system line cards
DSP/FPGA supply sequencing
In-circuit testing of margined supplies
GENERAL DESCRIPTION
The ADM1062 Super Sequencer® is a configurable supervisory/
sequencing device that offers a single-chip solution for supply
monitoring and sequencing in multiple-supply systems. In addition
to these functions, the ADM1062 integrates a 12-bit ADC and six
8-bit voltage output DACs. These circuits can be used to implement
a closed-loop margining system that enables supply adjustment
by altering either the feedback node or the reference of a dc-to-dc
converter using the DAC outputs.
VX1
VX2
VX3
VX4
VX5
VP1
VP2
VP3
VP4
VH
and Temperature Monitoring
DP
SENSOR
TEMP
DAC1 DAC2
DN
V
DAC
OUT
PROGRAMMABLE
FUNCTIONAL BLOCK DIAGRAM
CLOSED-LOOP
MARGINING SYSTEM
(LOGIC INPUTS
GENERATORS
ADM1062
FUNCTION
INPUTS
V
DAC
RESET
(SFDs)
DUAL-
SFDs)
OUT
INTERNAL
OR
DIODE
©2005–2008 Analog Devices, Inc. All rights reserved.
DAC3
V
DAC
OUT
SAR ADC
12-BIT
REFIN
DAC4
V
DAC
OUT
SEQUENCING
REFOUT
Figure 1.
DAC5
V
ENGINE
DAC
OUT
VREF
DAC6
V
DAC
REFGND
OUT
VCCP
(HV CAPABLE OF
LOGIC SIGNALS)
CONFIGURABLE
CONFIGURABLE
SDA SCL A1
DRIVING GATES
(LV CAPABLE
OF DRIVING
ADM1062
OF N-FET)
DRIVERS
DRIVERS
ARBITRATOR
OUTPUT
OUTPUT
INTERFACE
GND
SMBus
VDD
www.analog.com
EEPROM
A0
PDO1
PDO2
PDO3
PDO4
PDO5
PDO6
PDO7
PDO8
PDO9
PDO10
PDOGND
VDDCAP

Related parts for ADM1062ASUZ

ADM1062ASUZ Summary of contents

Page 1

FEATURES Complete supervisory and sequencing solution for supplies 10 supply fault detectors enable supervision of supplies to <0.5% accuracy at all voltages at 25°C <1.0% accuracy across all voltages and temperatures 5 selectable input attenuators allow supervision ...

Page 2

ADM1062 TABLE OF CONTENTS Features .............................................................................................. 1 Functional Block Diagram .............................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Detailed Block Diagram .................................................................. 3 Specifications..................................................................................... 4 Absolute Maximum Ratings............................................................ 7 Thermal Resistance ...................................................................... 7 ESD Caution.................................................................................. 7 ...

Page 3

Supply margining can be performed with a minimum of external components. The margining loop can be used for in-circuit testing of a board during production (for example, to verify board functionality at −5% of nominal supplies can be ...

Page 4

ADM1062 SPECIFICATIONS 3 14 VPx = 3 6.0 V Table 1. Parameter POWER SUPPLY ARBITRATION VH, VPx VPx VH VDDCAP C VDDCAP POWER SUPPLY Supply Current VPx ...

Page 5

Parameter Conversion Time Offset Error Input Noise 2 TEMPERATURE SENSOR Local Sensor Accuracy Local Sensor Supply Voltage Coefficient Remote Sensor Accuracy Remote Sensor Supply Voltage Coefficient Remote Sensor Current Source Temperature for Code 0x800 Temperature for Code 0xC00 Temperature Resolution ...

Page 6

ADM1062 Parameter SINK R PULL- (VPx) SOURCE Three-State Output Leakage Current Oscillator Frequency DIGITAL INPUTS (VXx, A0, A1) Input High Voltage Input Low Voltage Input High Current ...

Page 7

ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Voltage on VH Pin Voltage on VPx Pins Voltage on VXx Pins Voltage on A0, A1 Pins Voltage on REFIN, REFOUT Pins Voltage on VDDCAP, VCCP Pins Voltage on PDOx Pins Voltage on SDA, ...

Page 8

ADM1062 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS VX1 1 PIN 1 VX2 INDICATOR 2 VX3 3 VX4 4 ADM1062 VX5 5 TOP VIEW VP1 6 (Not to Scale) VP2 7 VP3 8 VP4 ...

Page 9

Pin No. 1 Mnemonic LFCSP TQFP 39 46 VDDCAP GND 1 Note that the LFCSP has an exposed pad on the bottom. This pad connect (NC). If possible, this pad should be soldered to ...

Page 10

ADM1062 TYPICAL PERFORMANCE CHARACTERISTICS (V) VP1 Figure 5. V vs. V VDDCAP (V) VH Figure ...

Page 11

I (µA) LOAD Figure 11. Charge-Pumped V (FET Drive Mode) vs. I PDO1 5.0 4.5 4.0 3.5 3.0 2.5 VP1 = 3V 2.0 1.5 1.0 0.5 0 ...

Page 12

ADM1062 1 CH1 200mV M1.00µs CH1 756mV Figure 17. Transient Response of DAC Code Change into Typical Load 1 CH1 200mV M1.00µs CH1 Figure 18. Transient Response of DAC to Turn-On from High-Z State DAC 20kΩ BUFFER PROBE OUTPUT POINT ...

Page 13

POWERING THE ADM1062 The ADM1062 is powered from the highest voltage input on either the positive-only supply inputs (VPx) or the high voltage supply input (VH). This technique offers improved redundancy because the device is not dependent on any particular ...

Page 14

ADM1062 INPUTS SUPPLY SUPERVISION The ADM1062 has 10 programmable inputs. Five of these are dedicated supply fault detectors (SFDs). These dedicated inputs are called VH and VPx (VP1 to VP4) by default. The other five inputs are labeled VXx (VX1 ...

Page 15

The hysteresis value is given × N /255 HYST R THRESH where the desired hysteresis voltage. HYST N is the decimal value of the 5-bit hysteresis code. THRESH Note that N has a maximum ...

Page 16

ADM1062 OUTPUTS SUPPLY SEQUENCING THROUGH CONFIGURABLE OUTPUT DRIVERS Supply sequencing is achieved with the ADM1062 using the programmable driver outputs (PDOs) on the device as control signals for supplies. The output drivers can be used as logic enables or as ...

Page 17

SEQUENCING ENGINE OVERVIEW The ADM1062 sequencing engine (SE) provides the user with powerful and flexible control of sequencing. The SE implements a state machine control of the PDO outputs, with state changes conditional on input events. SE programs can enable ...

Page 18

ADM1062 SEQUENCING ENGINE APPLICATION EXAMPLE The application in this section demonstrates operation of the SE. Figure 28 shows how the simple building block of a single SE state can be used to build a power-up sequence for a three- supply ...

Page 19

Monitoring Fault Detector The monitoring fault detector block is used to detect a failure on an input. The logical function implementing this is a wide OR gate that can detect when an input deviates from its expected condition. The clearest ...

Page 20

ADM1062 VOLTAGE READBACK The ADM1062 has an on-board, 12-bit, accurate ADC for voltage readback over the SMBus. The ADC has a 12-channel analog mux on the front end. The 12 channels consist of the 10 SFD inputs (VH, VPx, and ...

Page 21

SUPPLY MARGINING OVERVIEW It is often necessary for the system designer to adjust supplies, either to optimize their level or force them away from nominal values to characterize the system performance under these condi- tions. This is a function typically ...

Page 22

ADM1062 VIN DC-TO-DC CONVERTER OUTPUT FEEDBACK WRITING TO THE DACS Four DAC ranges are offered. They can be placed with midcode (Code 0x7F) at 0.6 V, 0.8 V, 1.0 V, and 1.25 V. These voltages are placed to correspond to ...

Page 23

TEMPERATURE MEASUREMENT SYSTEM The ADM1062 contains an on-chip, band gap temperature sensor whose output is digitized by the on-chip, 12-bit ADC. Theoretically, the temperature sensor and the ADC can measure temperatures from −128°C to +128°C with a resolution of 0.125°C. ...

Page 24

ADM1062 To measure ΔV , the sensor is switched between operating BE currents of I and N × I. The resulting waveform is passed through a 65 kHz low-pass filter to remove noise and through a chopper- stabilized amplifier that ...

Page 25

APPLICATIONS DIAGRAM 12V OUT 3V OUT 3.3V OUT 2.5V OUT 1.8V OUT 1.2V OUT 0.9V OUT POWRON RESET *ONLY ONE MARGINING CIRCUIT SHOWN FOR CLARITY. DAC1 TO DAC6 ALLOW MARGINING FOR UP TO SIX ...

Page 26

ADM1062 COMMUNICATING WITH THE ADM1062 CONFIGURATION DOWNLOAD AT POWER-UP The configuration of the ADM1062 (undervoltage/overvoltage thresholds, glitch filter timeouts, PDO configurations, and so on) is dictated by the contents of the RAM. The RAM comprises digital latches that are local ...

Page 27

POWER-UP (V > 2.5V) CC EEPROM UPDATING THE SEQUENCING ENGINE Sequencing engine (SE) functions are not updated in the same way as regular configuration latches. The SE has its own dedicated 512-byte nonvolatile, electrically erasable, programmable, read- only memory (EEPROM) ...

Page 28

ADM1062 The device also has several identification registers (read-only) that can be read across the SMBus. Table 13 lists these registers with their values and functions. Table 13. Identification Register Values and Functions Name Address Value Function MANID 0xF4 0x41 ...

Page 29

SCL SDA START BY MASTER FRAME 1 SLAVE ADDRESS 1 SCL (CONTINUED) SDA (CONTINUED) FRAME 3 DATA BYTE Figure 40. General SMBus Read Timing Diagram t ...

Page 30

ADM1062 SMBus PROTOCOLS FOR RAM AND EEPROM The ADM1062 contains volatile registers (RAM) and non- volatile registers (EEPROM). User RAM occupies Address 0x00 to Address 0xDF; the EEPROM occupies Address 0xF800 to Address 0xFBFF. Data can be written to and ...

Page 31

To set up a 2-byte EEPROM address for a subsequent read, write, block read, block write, or page erase. In this case, the command byte is the high byte of EEPROM Address 0xF8 to EEPROM Address 0xFB. The only ...

Page 32

ADM1062 Block Read In a block read operation, the master device reads a block of data from a slave device. The start address for a block read must have been set previously. In the ADM1062, this is done by a ...

Page 33

OUTLINE DIMENSIONS PIN 1 INDICATOR 12° MAX 1.00 0.85 0.80 SEATING PLANE 1.05 1.00 0.95 0.15 0.05 ROTATED 90° CCW 6.00 BSC SQ 0.60 MAX 0.50 TOP BSC 5.75 VIEW BCS SQ 0.50 0.40 0.30 0.80 MAX 0.65 TYP 0.05 ...

Page 34

... ADM1062ACPZ-REEL7 −40°C to +85°C ADM1062ASU −40°C to +85°C ADM1062ASU-REEL7 −40°C to +85°C 1 ADM1062ASUZ −40°C to +85°C 1 ADM1062ASUZ-REEL7 −40°C to +85°C 1 EVAL-ADM1062LFEBZ EVAL-ADM1062TQEBZ RoHS Compliant Part. Package Description 40-Lead LFCSP_VQ 40-Lead LFCSP_VQ 40-Lead LFCSP_VQ ...

Page 35

NOTES Rev Page ADM1062 ...

Page 36

ADM1062 NOTES ©2005–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04433-0-5/08(B) Rev Page ...

Related keywords