STR911FM42X6 STMicroelectronics, STR911FM42X6 Datasheet - Page 44

• Manufacturer Part Number: STR911FM42X6
• Description: MCU 256K FLASH 96K SRA, USB CAM
• Manufacturer: STMicroelectronics
• Series: STR9r

Specifications of STR911FM42X6

• Core Processor: ARM9
• Core Size: 32-Bit
• Speed: 96MHz
• Connectivity: CAN, I²C, Microwire, SPI, SSP, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 40
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 96K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 2 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-LQFP
• For Use With: MCBSTR9UME - BOARD EVAL MCBSTR9 + ULINK-MEMCBSTR9U - BOARD EVAL MCBSTR9 + ULINK2MCBSTR9 - BOARD EVAL STM STR9 SERIES
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: 497-5060; 497-5060-2; 497-5060-2; STR911FM42X6T

Memory mapping
Notes: 1 Either of the two Flash memories may be placed at CPU boot address 0x0000.0000. By default,
44/73
2 The local SRAM (64KB or 96KB) is aliased in three address windows. A) At 0x0400.0000 the
3 APB peripherals reside in two AHB-to-APB peripheral bridge address windows, APB0 and
4 Individual peripherals on the APB are accessed at the listed address offset plus the base
Notes for
the primary Flash memory is in boot position starting at CPU address 0x0000.0000 and the
secondary Flash memory may be placed at a higher address following the end of the primary
Flash memory. This default option may be changed using the STR91xx device configuration
software, placing the secondary Flash memory at CPU boot location 0x0000.0000, and then
the primary Flash memory may be placed at a higher address.
SRAM is accessible through the CPU’s D-TCM, at 0x4000.0000 the SRAM is accessible
through the CPU’s AHB in buffered accesses, and at 0x5000.0000 the SRAM is accessible
through the CPU’s AHB in non-buffered accesses. An AHB bus master other than the CPU can
access SRAM in all three aliased windows, but these accesses are always non-buffered. The
CPU is the only AHB master that can performed buffered writes.
APB1. These peripherals are accessible with buffered AHB access if the CPU addresses them
in the address range of 0x4800.0000 to 0x4FFF.FFFF, and non-buffered access in the address
range of 0x5800.0000 to 0x5FFF.FFFF.
address of the appropriate AHB-to-APB bridge.
Figure 9: STR91xF memory map on page
45:
STR91xF