SAF-C165-L25F HA Infineon Technologies, SAF-C165-L25F HA Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAF-C165-L25F HA
Manufacturer Part Number
SAF-C165-L25F HA
Description
IC MCU 16BIT ROM/LESS TQFP-100
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAF-C165-LF_HA.pdf
(77 pages)
Specifications of SAF-C165-L25F HA
Core Processor
C166
Core Size
16-Bit
Speed
25MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
77
Program Memory Type
ROMless
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFQFP
Data Bus Width
16 bit
Data Ram Size
2 KB
Interface Type
ASC, SSC
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
77
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Packages
PG-TQFP-100
Max Clock Frequency
25.0 MHz
Sram (incl. Cache)
2.0 KByte
Program Memory
0.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Other names
F165L25FHAXT
SAF-C165-L25FHA
SAF-C165-L25FHAINTR
SAF-C165-L25FHATR
SAF-C165-L25FHATR
SAFC165L25FHAXT
SP000012870
SAF-C165-L25FHA
SAF-C165-L25FHAINTR
SAF-C165-L25FHATR
SAF-C165-L25FHATR
SAFC165L25FHAXT
SP000012870
Instruction Set Summary
Table 5
The various addressing modes that can be used with a specific instruction, the operation
of the instructions, parameters for conditional execution of instructions, and the opcodes
for each instruction can be found in the “C166 Family Instruction Set Manual”.
This document also provides a detailed description of each instruction.
Table 5
Mnemonic
ADD(B)
ADDC(B)
SUB(B)
SUBC(B)
MUL(U)
DIV(U)
DIVL(U)
CPL(B)
NEG(B)
AND(B)
OR(B)
XOR(B)
BCLR
BSET
BMOV(N)
BAND, BOR,
BXOR
BCMP
BFLDH/L
CMP(B)
CMPD1/2
CMPI1/2
PRIOR
SHL / SHR
ROL / ROR
ASHR
Data Sheet
lists the instructions of the C165 in a condensed way.
Instruction Set Summary
Add word (byte) operands with Carry
Subtract word (byte) operands
Subtract word (byte) operands with Carry
Negate direct word (byte) GPR
Bitwise AND, (word/byte operands)
Compare word (byte) operands
Shift left/right direct word GPR
Description
Add word (byte) operands
(Un)Signed multiply direct GPR by direct GPR (16-16-bit) 2
(Un)Signed divide register MDL by direct GPR (16-/16-bit) 2
(Un)Signed long divide reg. MD by direct GPR (32-/16-bit) 2
Complement direct word (byte) GPR
Bitwise OR, (word/byte operands)
Bitwise XOR, (word/byte operands)
Clear direct bit
Set direct bit
Move (negated) direct bit to direct bit
AND/OR/XOR direct bit with direct bit
Compare direct bit to direct bit
Bitwise modify masked high/low byte of bit-addressable
direct word memory with immediate data
Compare word data to GPR and decrement GPR by 1/2
Compare word data to GPR and increment GPR by 1/2
Determine number of shift cycles to normalize direct
word GPR and store result in direct word GPR
Rotate left/right direct word GPR
Arithmetic (sign bit) shift right direct word GPR
25
V2.0, 2000-12
2
2 / 4
Bytes
2 / 4
2 / 4
2 / 4
2 / 4
2
2 / 4
2 / 4
2
2
4
4
4
2 / 4
2 / 4
2 / 4
2
2
2
2
4
C165