PCIMX515DJM8C Freescale Semiconductor, PCIMX515DJM8C Datasheet - Page 89

• Manufacturer Part Number: PCIMX515DJM8C
• Description: MPU I.MX515 529-MABGAPGE
• Manufacturer: Freescale Semiconductor
• Series: i.MX51r

Specifications of PCIMX515DJM8C

• Core Processor: ARM Cortex-A8
• Core Size: 32-Bit
• Speed: 800MHz
• Connectivity: 1-Wire, EBI/EMI, Ethernet, I²C, IrDA, MMC, SPI, SSI, UART/USART, USB OTG
• Peripherals: DMA, I²S, LCD, POR, PWM, WDT
• Number Of I /o: 128
• Program Memory Type: ROMless
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 0.8 V ~ 1.15 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 529-MABGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

All synchronous display controls are generated on base of an internal generated “local start point”. The
synchronous display controls can be placed on time axis with DI’s offset, up and down parameters. The
display access can be whole number of DI clock (Tdiclk) only. The IPP_DATA can not be moved relative
to the local start point.
4.7.8.5.2
Figure 52
signals are shown with negative polarity. The sequence of events for active matrix interface timing is:
4.7.8.5.3
Figure 53
the data. All shown on the figure parameters are programmable. All controls are started by corresponding
Freescale Semiconductor
•
•
•
•
•
•
•
VSYNC
HSYNC
IPP_DISP_CLK
HSYNC
DRDY
VSYNC—Vertical synchronization
DRDY—Active data
DI_CLK internal DI clock, used for calculation of other controls.
IPP_DISP_CLK latches data into the panel on its negative edge (when positive polarity is
selected). In active mode, IPP_DISP_CLK runs continuously.
HSYNC causes the panel to start a new line. (Usually IPP_PIN_2 is used as HSYNC)
VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.
(Usually IPP_PIN_3 is used as VSYNC)
DRDY acts like an output enable signal to the CRT display. This output enables the data to be
shifted onto the display. When disabled, the data is invalid and the trace is off.
(For DRDY can be used either synchronous or asynchronous generic purpose pin as well.)
IPP_DATA
depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure
depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and
LCD Interface Functional Description
TFT Panel Sync Pulse Timing Diagrams
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 4
Figure 52. Interface Timing Diagram for TFT (Active Matrix) Panels
LINE 1
1
LINE 2
2
LINE 3
3
LINE 4
LINE n-1
m-1
Electrical Characteristics
LINE n
m
89