ATMEGA1280-16AUR Atmel, ATMEGA1280-16AUR Datasheet - Page 130

• Manufacturer Part Number: ATMEGA1280-16AUR
• Description: MCU AVR 128K FLASH 16MHZ 100TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA1280-16AUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 86
• Program Memory Size: 128KB (64K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 4K x 8
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• For Use With: ATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFPATSTK503 - STARTER KIT AVR EXP MODULE 100P
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2549M–AVR–09/10
Table 15-4.
Note:
• Bits 5:4 – COM0B1:0: Compare Match Output B Mode
These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B1:0
bits are set, the OC0B output overrides the normal port functionality of the I/O pin it is connected
to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0B pin
must be set in order to enable the output driver.
When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on the
WGM02:0 bit setting.
are set to a normal or CTC mode (non-PWM).
Table 15-5.
Table 15-6
mode.
Table 15-6.
Note:
COM0A1
COM0B1
COM0B1
0
0
1
1
0
0
1
1
0
0
1
1
1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Com-
1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Com-
pare Match is ignored, but the set or clear is done at TOP. See
page 126
pare Match is ignored, but the set or clear is done at BOTTOM. See
page 124
shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWM
Compare Output Mode, Phase Correct PWM Mode
Compare Output Mode, non-PWM Mode
Compare Output Mode, Fast PWM Mode
COM0A0
COM0B0
COM0B0
for more details.
for more details.
0
1
0
1
0
1
0
1
0
1
0
1
Table 15-5
ATmega640/1280/1281/2560/2561
Clear OC0A on Compare Match when up-counting. Set OC0A on
Set OC0A on Compare Match when up-counting. Clear OC0A on
shows the COM0B1:0 bit functionality when the WGM02:0 bits
WGM02 = 0: Normal Port Operation, OC0A Disconnected.
Clear OC0B on Compare Match, set OC0B at BOTTOM
Set OC0B on Compare Match, clear OC0B at BOTTOM
WGM02 = 1: Toggle OC0A on Compare Match.
Normal port operation, OC0A disconnected.
Normal port operation, OC0B disconnected.
Normal port operation, OC0B disconnected.
Compare Match when down-counting.
Compare Match when down-counting.
Toggle OC0B on Compare Match.
Clear OC0B on Compare Match.
Set OC0B on Compare Match.
(non-inverting mode).
(inverting mode).
(1)
Description
Description
Description
Reserved.
(1)
“Phase Correct PWM Mode” on
“Fast PWM Mode” on
130