ATMEGA649P-MUR Atmel, ATMEGA649P-MUR Datasheet - Page 313

AVR, 64KB FLASH, 2KB EE, 4KB SRA

ATMEGA649P-MUR

Manufacturer Part Number
ATMEGA649P-MUR
Description
AVR, 64KB FLASH, 2KB EE, 4KB SRA
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA649P-MUR

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
SPI, UART/USART, USI
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
8284A–AVR–10/10
Table 27-4.
Notes:
Table 27-5.
Notes:
The status of the Fuse bits is not affected by Chip Erase. Note that the Fuse bits are locked if
Lock bit1 (LB1) is programmed. Program the Fuse bits before programming the Lock bits.
Fuse High Byte
OCDEN
JTAGEN
SPIEN
WDTON
EESAVE
BOOTSZ1
BOOTSZ0
BOOTRST
Fuse Low Byte
CKDIV8
CKOUT
SUT1
SUT0
CKSEL3
CKSEL2
CKSEL1
CKSEL0
ATmega169A/169PA/329A/329PA/649A/649P/3290A/3290PA/6490A/6490P
(1)
1. The SPIEN Fuse is not accessible in serial programming mode.
2. The default value of BOOTSZ1...0 results in maximum Boot Size. See
3. See
4. Never ship a product with the OCDEN Fuse programmed regardless of the setting of Lock bits
5. If the JTAG interface is left unconnected, the JTAGEN fuse should if possible be disabled. This
1. The default value of SUT1:0 results in maximum start-up time for the default clock source. See
2. The default setting of CKSEL3:0 results in internal RC Oscillator @ 8 MHz. See
3. The CKOUT Fuse allow the system clock to be output on PORTE7. See
4. See
(3)
(4)
(4)
(3)
(5)
for details.
and JTAGEN Fuse. A programmed OCDEN Fuse enables some parts of the clock system to
be running in all sleep modes. This may increase the power consumption.
to avoid static current at the TDO pin in the JTAG interface.
”System and Reset Characteristics” on page 354
page 35
on page 36
Fuse High Byte
Fuse Low Byte
”WDTCR – Watchdog Timer Control Register” on page 53
”System Clock Prescaler” on page 37
for details.
for details.
7
6
5
4
3
2
1
0
Bit No
Bit No
7
6
5
4
3
2
1
0
Description
Divide clock by 8
Clock output
Select start-up time
Select start-up time
Select Clock source
Select Clock source
Select Clock source
Select Clock source
Description
Enable OCD
Enable JTAG
Enable Serial Program and Data
Downloading
Watchdog Timer always on
EEPROM memory is preserved
through the Chip Erase
Select Boot Size (see
page 315
Select Boot Size (see
page 315
Select Reset Vector
for details)
for details)
for details.
for details.
Table 27-9 on
Table 27-9 on
for details.
Default Value
1 (unprogrammed, OCD
disabled)
0 (programmed, JTAG
enabled)
0 (programmed, SPI
prog. enabled)
1 (unprogrammed)
1 (unprogrammed,
EEPROM not preserved)
0 (programmed)
0 (programmed)
1 (unprogrammed)
Default Value
0 (programmed)
1 (unprogrammed)
1 (unprogrammed)
0 (programmed)
0 (programmed)
0 (programmed)
1 (unprogrammed)
0 (programmed)
Table 26-9 on page 307
”Clock Output Buffer”
Table 8-10 on
(2)
(2)
(1)
(2)
(2)
(2)
(1)
(2)
313

Related parts for ATMEGA649P-MUR