AT91SAM9XE512-QU Atmel, AT91SAM9XE512-QU Datasheet - Page 147

MCU ARM9 512K FLASH 208-PQFP

AT91SAM9XE512-QU

Manufacturer Part Number
AT91SAM9XE512-QU
Description
MCU ARM9 512K FLASH 208-PQFP
Manufacturer
Atmel
Series
AT91SAMr
Datasheet

Specifications of AT91SAM9XE512-QU

Core Processor
ARM9
Core Size
16/32-Bit
Speed
180MHz
Connectivity
EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
56K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Controller Family/series
AT91SAM9xxxxx
No. Of I/o's
96
Ram Memory Size
32KB
Cpu Speed
180MHz
No. Of Timers
2
Rohs Compliant
Yes
Data Bus Width
32 bit
Data Ram Size
32 KB
Interface Type
2-Wire, EBI, I2S, SPI, USART
Maximum Clock Frequency
180 MHz
Number Of Programmable I/os
96
Number Of Timers
6
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 4 Channel
Package
208PQFP
Device Core
ARM926EJ-S
Family Name
91S
Maximum Speed
180 MHz
Operating Supply Voltage
1.8|2.5|3.3 V
For Use With
AT91SAM9XE-EK - KIT EVAL FOR AT91SAM9XEAT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9XE512-QU
Manufacturer:
VISHAY
Quantity:
40 000
Part Number:
AT91SAM9XE512-QU
Manufacturer:
Atmel
Quantity:
58
Part Number:
AT91SAM9XE512-QU
Manufacturer:
Atmel
Quantity:
10 000
20.3.2.2
Figure 20-5. Data Read Optimization in ARM Mode for FWS = 1
6254C–ATARM–22-Jan-10
Buffer (128bits)
Flash Access
ARM Request
Data To ARM
Master Clock
(32-bit)
Data Read Optimization
@Byte 0
XXX
XXX
XXX
The organization of the Flash in 128 bits is associated with two 128-bit prefetch buffers and one
128-bit data read buffer, thus providing maximum system performance. This buffer is added in
order to start access at the following data during the second read. This speeds up sequential
data reads if, for example, FWS is equal to 1 (see
Note:
Bytes 0-15
Bytes 0-3
@ 4
No consecutive data read accesses are mandatory to benefit from this optimization.
@ 8
4-7
@ 12
AT91SAM9XE128/256/512 Preliminary
8-11
Bytes 0-15
12-15
@ 16
Bytes 16-31
@ 20
16-19
Figure
@ 24
20-23
20-5).
24-27
@ 28
Bytes 16-31
28-31
@ 32
Bytes 32-47
@ 36
32-35
147

Related parts for AT91SAM9XE512-QU