DSPIC33FJ12MC201-I/SO Microchip Technology, DSPIC33FJ12MC201-I/SO Datasheet - Page 278

IC DSPIC MCU/DSP 12K 20SOIC

DSPIC33FJ12MC201-I/SO

Manufacturer Part Number
DSPIC33FJ12MC201-I/SO
Description
IC DSPIC MCU/DSP 12K 20SOIC
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr

Specifications of DSPIC33FJ12MC201-I/SO

Program Memory Type
FLASH
Program Memory Size
12KB (12K x 8)
Package / Case
20-SOIC (7.5mm Width)
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, Motor Control PWM, QEI, POR, PWM, WDT
Number Of I /o
15
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Product
DSCs
Data Bus Width
16 bit
Processor Series
DSPIC33F
Core
dsPIC
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
15
Data Ram Size
1 KB
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240001, DV164033
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DV164033 - KIT START EXPLORER 16 MPLAB ICD2DM240001 - BOARD DEMO PIC24/DSPIC33/PIC32
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
dsPIC33FJ12MC201/202
I
I/O Ports ............................................................................ 105
I
I
In-Circuit Debugger ........................................................... 216
In-Circuit Emulation........................................................... 211
In-Circuit Serial Programming (ICSP) ....................... 211, 216
Infrared Support
Input Capture .................................................................... 137
Input Change Notification.................................................. 106
Instruction Addressing Modes............................................. 40
Instruction Set
Instruction-Based Power-Saving Modes ........................... 103
Internal RC Oscillator
Internet Address................................................................ 279
Interrupt Control and Status Registers................................ 65
Interrupt Setup Procedures ................................................. 91
Interrupt Vector Table (IVT) ................................................ 61
Interrupts Coincident with Power Save Instructions.......... 104
DS70265B-page 276
2
2
C
C Module
Parallel I/O (PIO)....................................................... 105
Write/Read Timing .................................................... 106
Addresses ................................................................. 183
Baud Rate Generator ................................................ 181
General Call Address Support .................................. 183
Interrupts ................................................................... 181
IPMI Support ............................................................. 183
Master Mode Operation
Operating Modes ...................................................... 181
Registers ................................................................... 181
Slave Address Masking ............................................ 183
Slope Control ............................................................ 184
Software Controlled Clock Stretching
I2C1 Register Map ...................................................... 33
Built-in IrDA Encoder and Decoder ........................... 193
External IrDA, IrDA Clock Output.............................. 193
Registers ................................................................... 138
File Register Instructions ............................................ 40
Fundamental Modes Supported.................................. 41
MAC Instructions......................................................... 41
MCU Instructions ........................................................ 40
Move and Accumulator Instructions ............................ 41
Other Instructions........................................................ 41
Overview ................................................................... 220
Summary................................................................... 217
Idle ............................................................................ 104
Sleep ......................................................................... 103
Use with WDT ........................................................... 215
IECx ............................................................................ 65
IFSx............................................................................. 65
INTCON1 .................................................................... 65
INTCON2 .................................................................... 65
IPCx ............................................................................ 65
Initialization ................................................................. 91
Interrupt Disable.......................................................... 91
Interrupt Service Routine ............................................ 91
Trap Service Routine .................................................. 91
Clock Arbitration................................................ 184
Multi-Master Communication, Bus Collision
(STREN = 1) ..................................................... 183
and Bus Arbitration ................................... 184
Preliminary
J
JTAG Boundary Scan Interface ........................................ 211
JTAG Interface.................................................................. 216
M
Memory Organization ......................................................... 23
Microchip Internet Web Site.............................................. 279
Modulo Addressing ............................................................. 42
Motor Control PWM .......................................................... 143
Motor Control PWM Module
MPLAB ASM30 Assembler, Linker, Librarian ................... 226
MPLAB ICD 2 In-Circuit Debugger ................................... 227
MPLAB ICE 2000 High-Performance Universal
MPLAB Integrated Development Environment
MPLAB PM3 Device Programmer .................................... 227
MPLAB REAL ICE In-Circuit Emulator System ................ 227
MPLINK Object Linker/MPLIB Object Librarian ................ 226
N
NVM Module
O
Open-Drain Configuration................................................. 106
Output Compare ............................................................... 139
P
Packaging ......................................................................... 267
Peripheral Module Disable (PMD) .................................... 104
PICSTART Plus Development Programmer..................... 228
Pinout I/O Descriptions (table).............................................. 9
PMD Module
POR and Long Oscillator Start-up Times ........................... 59
PORTA
PORTB
Power-Saving Features .................................................... 103
Program Address Space..................................................... 23
Applicability................................................................. 43
Operation Example ..................................................... 42
Start and End Address ............................................... 42
W Address Register Selection .................................... 42
2-Output Register Map ............................................... 33
4-Output Register Map ............................................... 32
6-Output Register Map ............................................... 32
In-Circuit Emulator .................................................... 227
Software ................................................................... 225
Register Map .............................................................. 39
Details....................................................................... 268
Marking ..................................................................... 267
Register Map .............................................................. 39
Register Map .............................................................. 38
Register Map for dsPIC33FJ12MC201....................... 38
Register Map for dsPIC33FJ12MC202....................... 38
Clock Frequency and Switching ............................... 103
Construction ............................................................... 45
Data Access from Program Memory Using
Data Access from Program Memory Using Table
Data Access from, Address Generation ..................... 46
Memory Map............................................................... 23
Table Read Instructions
Visibility Operation ...................................................... 48
Program Space Visibility..................................... 48
Instructions ......................................................... 47
TBLRDH ............................................................. 47
TBLRDL.............................................................. 47
© 2007 Microchip Technology Inc.

Related parts for DSPIC33FJ12MC201-I/SO