AS5030 AB austriamicrosystems, AS5030 AB Datasheet
AS5030 AB
Specifications of AS5030 AB
Related parts for AS5030 AB
AS5030 AB Summary of contents
Page 1
... Sin / Sinn / Cos / Cosn Sin Cos Hall Array & Frontend Amplifier Power Management www.austriamicrosystems.com/AS5030 2 Key Features 360°contactless angular position encoding Two digital 8-bit absolute outputs: - Serial interface - Pulse width modulated (PWM) output User programmable zero position Direct measurement of magnetic field strength allows exact ...
Page 2
... Reduced Power Mode Programming Options ........................................................................................................................... 23 8.2 AS5030 Read / Write Commands ...................................................................................................................................................... 23 8.2.1 16-bit Read Command............................................................................................................................................................... 23 8.2.2 16-bit Write Command............................................................................................................................................................... 24 8.2.3 18-bit OTP Read Commands ................................................................................................................................................... 24 8.2.4 18-bit OTP Write Commands.................................................................................................................................................... 25 8.3 OTP Programming Connection .......................................................................................................................................................... 26 8.3.1 Programming in Daisy Chain Mode ........................................................................................................................................... 26 8.4 Programming Verification ................................................................................................................................................................... 27 www.austriamicrosystems.com/AS5030 Revision 2 ...
Page 3
... Quantization Error...................................................................................................................................................................... 34 8.8.2 Vertical Distance of the Magnet................................................................................................................................................. 35 8.9 Choosing the Proper Magnet.............................................................................................................................................................. 36 8.9.1 Magnet Placement..................................................................................................................................................................... 37 8.9.2 Lateral Displacement of the Magnet .......................................................................................................................................... 38 8.9.3 Magnet Size............................................................................................................................................................................... 39 8.10 Physical Placement of the Magnet ................................................................................................................................................... 40 9 Package Drawings and Markings ........................................................................................................................................... 9.1 Recommended PCB Footprint............................................................................................................................................................ 42 10 Ordering Information............................................................................................................................................................. www.austriamicrosystems.com/AS5030 Revision 2 ...
Page 4
... Table 1. Pin Descriptions Pin Number Pin Name 1 MagRngn 2 Prog_DI 3 VSS 4 T3_SINn 5 T2_SIN 6 T1_COSn 7 T0_COS CLK DIO 13 VDD PWM www.austriamicrosystems.com/AS5030 MagRngn PWM PROG VSS 3 14 test3 4 VDD 13 test2 DIO 5 12 test1 CLK test0 Pin Type Push-Pull output. Is HIGH when the magnetic field strength is too Digital output / tri-state weak, e ...
Page 5
... ESD Θ Package thermal resistance JA T Storage temperature strg Soldering conditions, body temperature T body (Pb-free package) Humidity non-condensing www.austriamicrosystems.com/AS5030 Electrical Characteristics on page 6 is not implied. Exposure to absolute Min Max Units -0 Except during OTP programming VSS - 0.5 VDD + 0.5 V -100 100 mA ± ...
Page 6
... Accuracy cm TN Transition noise POR r POR Power-on-reset levels f Hyst www.austriamicrosystems.com/AS5030 Conditions No load on outputs. Minimum AGC (strong magnetic field) No load on outputs. Maximum AGC (weak or no magnetic field) Low Power Mode Ultra Low Power Mode -40°F ~ +257°F Conditions Startup from zero; AGC not regulated ...
Page 7
... Magnetic field alarm limit trim range Temperature coefficient of alarm 1) ranges 6.5 Hall Element Sensitivity Options Symbol Parameter sens Hall element sensitivity setting www.austriamicrosystems.com/AS5030 Conditions diametrically magnetized at chip surface radius of 1mm to maintain locked state T =25°C, AGC@lower limit, AMB 1 sigma = 2.5mT T =25°C, AGC@upper limit, AMB 1 sigma = 1 ...
Page 8
... Low level output voltage L CL Capacitive load CMOS Tristate Output: DIO Symbol Parameter IO Tristate leakage current Z www.austriamicrosystems.com/AS5030 Conditions static voltage at pin PROG during programming timing is internally generated during Analog Readback mode at pin PROG Conditions Conditions source current <4mA sink current <4mA Conditions CS = low Revision 2 ...
Page 9
... CLK Clock frequency t CLK f Clock frequency clk,P t Synchronization timeout TO 1 Hyst Digital hysteresis 1. Hysteresis may be temporarily disabled by software. www.austriamicrosystems.com/AS5030 Conditions angle = 0° ( angle = 358.6° ( over full temperature range =1 / PWM period at change of rotation direction 16). software(see 16-bit Write Command on page Conditions normal operation ...
Page 10
... Hold time data bit @ write access t12 data valid after positive edge of CLK Bus floating time t13 negative edge of chip select to float bus Timeout period in 2-wire mode (from t TO rising edge of CLK) See Figure 5 for the corresponding timing diagram. www.austriamicrosystems.com/AS5030 Conditions Min CLK/2 +0 CLK/2 +0 ...
Page 11
... The controller sends commands over the DIO pin at the beginning of each data transmission sequence, such as reading the angle or putting the AS5030 in and out of the reduced power modes. A pull-down resistor is not required. C1 and C2 are hardware configuration inputs. C1 must always be connected to VSS, C2 selects 3-wire mode (C2 = low) or 2-wire mode (C2 = high) www.austriamicrosystems.com/AS5030 Revision 2 ...
Page 12
... VSS VSS Figure 5. Timing Diagram in 3-wire SSI R/W Mode command phase t CLK CLK DIO CMD 3 CMD DIO Table 3. Serial Bit Sequence (16-bit read/write) Write Command D15 D14 D13 D12 D11 D10 www.austriamicrosystems.com/AS5030 13 11 Output CS 10 Output CLK AS 5030 I data phase CMD ...
Page 13
... Figure 7. Timing Diagram in 2-wire and 3-wire SSI Mode command phase CLK DIO DIO Table 4. Serial Bit Sequence (16-bit read/write) D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 lock www.austriamicrosystems.com/AS5030 13 11 Output CS 10 Output CLK AS5030 Input 10 k ... C 1 100 data phase ...
Page 14
... CLK occurs (typ. 20µs). Note: Read-only mode is also possible in this configuration. Figure 8. SSI R/W Mode 2-wire Data Transmission + 5 V VDD VDD Micro Controller VSS VSS Figure 9. Timing Diagram in 2-wire SSI Mode CLK DIO read DIO write www.austriamicrosystems.com/AS5030 Output CLK 12 I command phase ...
Page 15
... To be compatible with this standard, the CLK signal must be inverted. This is done by reversing the Data+ and Data- lines of the transceivers. Note: This type of transmission is read-only. Figure 11. 2-wire SSI Read-only Mode + 5 V VDD VDD CLK Micro Output Controller DI Input VSS VSS www.austriamicrosystems.com/AS5030 nd clock pulse as described in data phase CMD2 CMD 1 CMD 0 t6 ...
Page 16
... If the AS5030 angular data is invalid, the PWM output will remain at low state. Pins that are not shown may be left open. Note that the PWM output is invalid when the AGC is disabled. Figure 13. Data Transmission with Pulse Width Modulated (PWM) Output + 5 V VDD VDD Micro Controller VSS VSS www.austriamicrosystems.com/AS5030 Read ...
Page 17
... results in a degree value from 0° ~ 358.6° Note: The absolute frequency tolerance is eliminated by dividing t and T in the same way. OFF www.austriamicrosystems.com/AS5030 ). H (PWM = low LSB. OFF 291. 54 µs 578. 56 µs 287. 02 µs 128 t_ High ...
Page 18
... If the AS5030 angular data is invalid, the PWM output will remain at low state and thus the analog output will be 0V. Pins that are not shown may be left open. Note: The PWM output is invalid when the AGC is disabled. Figure 14. Data Transmission with Pulse Width Modulated (PWM) Output + 5 V VDD 11 100n VSS Figure 15. Relation of PWM/Analog Output With Angle 0° www.austriamicrosystems.com/AS5030 13 CS VDD AS5030 >=4k7 16 PWM >=1µ VSS 14 ...
Page 19
... If the SIN(n)- and COS(n)- outputs cannot be sampled simultaneously recommended to disable the automatic gain control as the signal amplitudes may be changing between two readings of the external ADC. This may lead to less accurate results. Figure 16. Sine and Cosine Outputs for External Angle Calculation + 5 V VDD VDD Micro Controller VSS VSS www.austriamicrosystems.com/AS5030 Sin Sinn AS5030 ...
Page 20
... Figure 17. Connection of Devices in 3-wire Daisy Chain Mode +5 V VDD VDD Micro Controller 11 Output CS 10 Output CLK I/O VSS C1 14 VSS Figure 18. Timing Diagram in 3-wire Daisy Chain Mode CLK DIO CMD 4 CMD 3 CMD 2 CMD 1 CMD AS5030 # 1 www.austriamicrosystems.com/AS5030 13 13 VDD VDD AS5030 AS5030 # CLK VSS C1 C2 VSS ...
Page 21
... Figure 19. 2-wire Daisy Chain Mode + 5 V VDD VDD Micro Controller Output CLK I/O VSS VSS Figure 20. Timing Diagram in 2-wire Daisy Chain Mode CLK (#1) CS (#2) CS (#3) DIO CMD 4 CMD 3 CMD 2 CMD 1 CMD 0 AS 5030 # 1 www.austriamicrosystems.com/AS5030 13 13 VDD VDD AS5030 AS5030 # CLK VSS VSS ...
Page 22
... By software: LOCK1&2 status bits indicate locked condition of ADC Start-up time after shutdown < 2ms Start-up time after power-down from Ultra Low Power Mode: < 500µs Start-up timings Start-up time after power-down from Low Power Mode: < 150µs ± 2kV ESD protection -40°C ~ +125°C Operating temperature www.austriamicrosystems.com/AS5030 Description Revision 2 ...
Page 23
... AGC value is in the middle (around 100000b) Angle 8-bit Angle value; represents the rotation angle of the magnet. One step = 360°/256 = 1.4° www.austriamicrosystems.com/AS5030 D13 D12 D11 D10 D9 D8 ...
Page 24
... ANALOG OTP RD reads the contents of the OTP register as an analog voltage at pin PROG sens reads the sensitivity setting of the Hall elements low sensitivity high sensitivity zero position reads the programmed zero position; the actual angle of the magnet which is displayed as 000 www.austriamicrosystems.com/AS5030 D13 D12 D11 D10 D9 ...
Page 25
... Figure 21. Timing Diagram in OTP 18-bit Read/Write Mode Command phase DCLK DIO HI HI CMD2 t3 t4 DIO DIO www.austriamicrosystems.com/AS5030 D15 D14 D13 D12 D11 D10 D9 D8 sens copy factory settings 1:0 sens 00000000 1:0 Data phase extended t6 t5 CMD0 ...
Page 26
... A parallel connection of all PROG-pins allows digital programming verification but does not allow analog programming verification. If analog programming verification is required, each PROG pin must be selected individually for verification. www.austriamicrosystems.com/AS5030 or the optional 2-wire interface (see Figure 8 constant DC voltage of 8.0V ~ 8.5V (≥ ...
Page 27
... H Note: The angle signal may also be valid (Lock = 1), when the AGC is out of range (00 reduced due to the out of range condition of the magnetic field strength. www.austriamicrosystems.com/AS5030 ). The structure of this register is the same as for the OTP PROG or OTP WRITE H ), pin PROG becomes an output, sending an analog voltage with each clock, representing ...
Page 28
... A finer detection of a vertical distance change, for example when only short vertical strokes are made by the pushbutton, is achieved by memorizing the AGC value in normal operation and triggering on a change from that nominal the AGC value to detect a vertical movement. www.austriamicrosystems.com/AS5030 Pin MagRngn (#1) will be low, when the magnetic field is too weak. The switching limit is ...
Page 29
... For high speed applications, fast ADCs are essential. The ADC sampling rate directly influences the propagation delay. The fast tracking ADC used in the AS5030 with a tracking rate of only 1.15µs (typ perfect fit for both high speed and high performance. www.austriamicrosystems.com/AS5030 1 k ...
Page 30
... Ultra Low Power Mode:further reduced current consumption, but slower start-up than Low Power Mode. Ideal for sampling intervals from 3….200ms Power Cycle mode:zero power consumption (externally switched off) during sampling intervals, but slower start-up than Ultra Low Power Mode. Ideal for sampling intervals 200ms www.austriamicrosystems.com/AS5030 -6 Δφ = rpm * 6 * 16.75E ...
Page 31
... Wait for CPU interrupt or delay for next angle read (typ. <3ms in LP mode, typ>3ms in ULP mode) 2. Wake up (PSM = 0) 3. Set Reset (rst = 1) 4. Clear Reset (rst = 0) 5. Wait 1.5ms (Low Power Mode) 6. Check if Lock = 1 then read angle 7. Enable Low Power Mode or Ultra Low Power Mode (PSM=1) 8. Return to 1 www.austriamicrosystems.com/AS5030 R1: optional; see text ...
Page 32
... R1 must be chosen such that it can maintain a VDD voltage of 4.5V ~ 5.5V under all conditions, especially during long active periods when the charge on C1 has expired. C1 should be chosen such that it can support peak currents during the active operation period. For long active periods, C1 should be large and R1 should be small. www.austriamicrosystems.com/AS5030 Wake-up Time to Active Operation 1 ...
Page 33
... The curves are based on the figures given in Figure 27. Average Current Consumption of Reduced Power Modes tio ltra owe www.austriamicrosystems.com/AS5030 cycles the AS5030 by switching it on and off, using an external PNP transistor high side switch ton toff t 0 off 10k C1 VDD >1µF ...
Page 34
... For the AS5030, the quantization error is ± ½ LSB = ± 0.7° Figure 29. Typical INL Error Over 360° INL including quantization error 1,5 1 0,5 0 -0 www.austriamicrosystems.com/AS5030 ideal function digitized function low resolution +½ LSB error -½ LSB 135 180 225 Angle steps ...
Page 35
... Since the field strength of a magnet changes with temperature, the AGC will also change when the temperature of the magnet changes. At low temperatures, the magnetic field will be stronger and the AGC value will decrease. At elevated temperatures, the magnetic field will be weaker and the AGC value will increase. www.austriamicrosystems.com/AS5030 Figure 28) can be reduced by averaging, provided that the magnet is in constant motion and there Figure 29 shows the moving average of 16 samples ...
Page 36
... Note: There is no strict requirement on the type or shape of the magnet to be used with the AS5030. It can be cylindrical as well as square in shape. The key parameter is that the vertical magnetic field B peak amplitude 80mT. www.austriamicrosystems.com/AS5030 Figure 30 show, the AGC value will not show exactly the same value at a given typ ...
Page 37
... Again, the differential amplitude is 92mT. At larger displacements however, the B amplitude becomes nonlinear, which results in larger errors that mainly affect the accuracy of the z system (see also Figure 34) www.austriamicrosystems.com/AS5030 ± 0.25mm from the IC package center or ± 0.5mm from the IC center, including Revision 2 ...
Page 38
... The Z-axis displays the worst case INL error over a full turn at each given X-and Y- displacement. The error includes the quantization error of ± 0.7°. For example, the accuracy for a centered magnet is between 1.0 ~ 1.5° (spec = 2° over full temperature range). Within a radius of 0.5mm, the accuracy is better than 2.0° (spec = 3° over temperature). www.austriamicrosystems.com/AS5030 BZ agnet @ Z=1mm N ...
Page 39
... X-and Y- misplacements of the magnet to determine the maximum acceptable lateral displacement range recommended to disable the AGC for both these tests. Note: For preferred magnet suppliers, please refer to the austriamicrosystems website (Rotary Encoder section). www.austriamicrosystems.com/AS5030 0 -250 ...
Page 40
... Larger distances are possible, as long as the required magnetic field strength stays within the defined limits. However, a magnetic field outside the specified range may still produce usable results, but the out-of-range condition will be indicated by MagRngn (pin 1). Figure 36. Vertical Placement of the Magnet Die surface www.austriamicrosystems.com/AS5030 3.2mm Area of recommended maximum ...
Page 41
... D 4.90 5.00 5. 6.40 BSC - E1 4.30 4.40 4. 0.65 BSC - L 0.45 0.60 0. 1.00 REF - Marking: YYWWMZZ. YY Last two digits of the Year www.austriamicrosystems.com/AS5030 Symbol Min Nom Max Θ 1 0º 8º Θ REF - Θ REF - aaa - 0.10 - bbb - ...
Page 42
... AS5030 Datasheet - JEDEC Package Outline Standard 153 AB Thermal Resistance K/W in still air, soldered on PCB th(j-a) 9.1 Recommended PCB Footprint Figure 38. PCB Footprint www.austriamicrosystems.com/AS5030 Recommended Footprint Data Symbol mm A 7.26 B 4.93 C 0.36 D 0.65 E 4.91 Revision 2.1 inch 0.286 0.194 0.014 0.0256 0.193 ...
Page 43
... Table 7. Ordering Information Ordering Code AS5030-ATSU 1 box = 100 tubes á 96 devices AS5030-ATST Note: All products are RoHS compliant and austriamicrosystems green. Buy our products or get free samples online at ICdirect: Technical Support is available at http://www.austriamicrosystems.com/Technical-Support For further information and requests, please contact us or find your local distributor at http://www ...
Page 44
... AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application ...