C8051F961-A-GM Silicon Labs, C8051F961-A-GM Datasheet - Page 32

no-image

C8051F961-A-GM

Manufacturer Part Number
C8051F961-A-GM
Description
8-bit Microcontrollers - MCU 128KB, DC-DC, LCD AES, QFN40
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F961-A-GM

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
128 KB
Data Ram Size
8448 B
On-chip Adc
Yes
Operating Supply Voltage
2.5 V to 3.3 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
QFN-40
Mounting Style
SMD/SMT
Number Of Programmable I/os
34
Number Of Timers
4
C8051F96x
1.5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low
The ADC0 on C8051F96x devices is a 300 ksps, 10-bit or 75 ksps, 12-bit successive-approximation-regis-
ter (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an
autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate sam-
ples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accu-
mulator that can automatically oversample and average the ADC results. See Section “5.4. 12-Bit Mode”
on page 84 for more details on using the ADC in 12-bit mode.
The ADC is fully configurable under software control via Special Function Registers. The ADC0 operates in
single-ended mode and may be configured to measure various different signals using the analog multi-
plexer described in Section “5.7. ADC0 Analog Multiplexer” on page 95. The voltage reference for the ADC
is selected as described in Section “5.9. Voltage and Ground Reference Options” on page 100.
32
ADC0PWR
ADC0TK
Power Burst Mode
AMUX0
From
Burst Mode Logic
AIN+
Figure 1.13. ADC0 Functional Block Diagram
ADC0CF
10/12-Bit
ADC
VDD
SAR
Rev. 0.5
ADC0GTH ADC0GTL
ADC0LTH
ADC0CN
ADC0LTL
Conversion
Start
100
000
001
010
011
32
16-Bit Accumulator
AD0WINT
Compare
Window
CNVSTR Input
AD0BUSY (W)
Timer 0 Overflow
Timer 2 Overflow
Timer 3 Overflow
Logic

Related parts for C8051F961-A-GM